# An Efficient Class-G Stage for Switching RF Power Amplifier Applications 

Kunhee Cho and Ranjit Gharpurey


#### Abstract

An efficient class-G stage based on a class-D power amplifier (PA) for switching RF PA applications is described. Class-G operation is achieved by introducing one additional transistor in a cascoded class-D PA, that can reduce area as well as enhance efficiency when compared to prior class-G designs. In addition, a multi-level switching operation is proposed which provides stacked class-G PA operation without using any additional switches. The stacked PA can avoid the requirement for an extra supply voltage for class-G operation. The efficiency and losses in the proposed design, as well as conventional designs, at various output power levels are analyzed by utilizing these in a 5-bit switched-capacitor PA (SCPA). A stacked class-G design with single supply voltage is also compared to an unstacked dual-supply class-G design. While the proposed approach has been explored in a SCPA, the approach can be applied to any switching RF PA architecture that employs a class-D PA.


Index Terms—Power amplifier, class-G PA, class-D PA, SCPA, switched-capacitor power amplifier, stacked PA.

## I. Introduction

SWITCHING power amplifiers such as class-D, class-E, and class-F PAs designs are very attractive because they have better efficiency compared to linear PAs due to saturated operation. Switching PAs can be implemented in CMOS processes that enable system-on-chip (SOC) implementations by allowing integration of the RF and analog section of a transceiver with digital baseband and application processors. Digital processors are typically implemented in advanced deep-submicron CMOS technologies to increase circuit density and enhance performance. Switching PAs can also benefit from process scaling.

The efficiency of switching PAs is typically maximized when the output power of the PA is close to the maximum output power. To enhance the back-off efficiency, a classG topology [1], [2], [3], [4], [5] or multiple supply-voltagebased design [6] can be used. Fig. 1 shows a typical class-G power amplifier design, and its efficiency. A class-G topology employs an additional lower supply voltage such that the RF PA uses the high primary supply voltage ( $V_{D D H}$ ) for providing high output power levels, and the lower supply voltage ( $V_{D D}$ ) for low output power levels. It is also possible to employ multiple supplies to further enhance back-off performance [6].

Class-G or multi-supply designs based on class-D ${ }^{-1}$ and class-E PAs have been reported in [1], [5], [6]. Although backoff efficiency improvement can be achieved here, additional

[^0]

Fig. 1: General class-G power amplifier and efficiency.
switches are required in the path of each supply voltage to enable switching from one supply to another. These switches are typically implemented using large, thick gate-oxide transistors to reduce the conduction loss arising from the on-resistance of the switch, and tolerate high voltage levels.

In a class-D PA, the PA is composed of switches, and the output is switched between the main supply voltage ( $V_{D D H}$ ) and ground $(G N D)$, based on the state of the switches. Since a class-D PA employs voltage-based switching, it is possible to implement a class-G topology with an additional switch between the PA output and the extra supply voltage $\left(V_{D D}\right)$, but without an extra switch to turn-off the $V_{D D H}$ path [2].

Class-G and multiple supply-voltage topologies have been used in different digital switching PA architectures such as a polar PA [1], a digital polar PA [5], a digital outphasing PA [6], and a switched-capacitor PA [2], [3], [4]. Most techniques based on a class-G topology show improved performance compared to a single-supply class-D design when the output power is low, because the RF PA employs a lower supply $\left(V_{D D}\right)$ for this power range. Assuming that $V_{D D}$ is half of $V_{D D H}$, the class-G stage provides performance benefit for normalized $V_{O U T}$ from 0 to 0.5 , compared to a single-supply. Theoretically, the efficiency is identical to the single-supply case for a normalized $V_{O U T}$ from 0.5 to 1 , however, in practice efficiency is reduced due to the loss from the extra devices in a class-G design. Furthermore, the extra DC-DC converter for generation of $V_{D D}$ can also degrade the efficiency for the normalized $V_{O U T}$ range from 0 to 0.5 , in addition to increasing the implementation cost (Fig. 1).

A switched-capacitor power amplifier (SCPA) is a capacitive DAC that modulates the output amplitude by changing the capacitive divider ratio in the output stage. A class-G SCPA exhibits improved efficiency not only in the normalized $V_{O U T}$ range of 0 to 0.5 but also in the range from 0.5 to 1 because $V_{D D H}-G N D$ switching and $V_{D D}-G N D$ switching can be employed simultaneously [2].

In this work, an efficient class-G PA based on a class-D


Fig. 2: Class-G switched-capacitor power amplifier (a) Structure and efficiency. (b) Equivalent circuit.

PA is proposed that can enhance the efficiency as well as reduce the area compared to prior art. Moreover, the proposed switching approach can avoid the requirement for an additional lower voltage source ( $V_{D D}$ ) within the PA that is typically required in a class-G topology. This can provide additional efficiency improvement in an actual implementation.

This paper is organized as follows. Section II describes the operation and drain efficiency of the class-G SCPA. Section III introduces the proposed class-G PA design and provides a relative comparison to prior class-D and classG PAs in the context of an SCPA architecture. Section IV describes a stacked design with the proposed driving signals, to implement class-G operation without the requirement for additional voltage source in the PA. Conclusions are provided in Section V.

## II. Class-G Switched-Capacitor Power Amplifier

Fig. 2 shows a class-G SCPA design, with two supply levels, and its equivalent circuit. The design consists of $N$ unit PA stages, where each unit PA stage has its own DC blocking capacitor $\left(C_{U}\right)$, such that the total capacitor size is $C_{T O T}=N \cdot C_{U}$. Assume that the number of capacitors switched to a high voltage level $\left(V_{H}\right)$ is $n$, while $N-n$ capacitors are switched to a low level $\left(V_{L}\right)$. With a single supply voltage, $n$ capacitors are switched to $V_{D D H}$, while $(N-n)$ capacitors are held at $G N D$. Effectively, the circuit looks like a series connection of two capacitors with values $n \cdot C_{U}$, and $(N-n) \cdot C_{U}$, due to which the output amplitude is scaled by a series capacitive divider ratio of $n / N$. Class-G operation employs full-supply switching for normalized $V_{O U T}$ from 0.5 to 1 , and half-supply switching for normalized $V_{O U T}$ from 0 to 0.5 . For the half-supply switching mode, the operation is the same as the single-supply voltage case, however, the voltage swing at the selected high-level capacitor is reduced to $V_{D D}$, instead of $V_{D D H}$. Thus, the output amplitude is halved and the voltage swing at the output is reduced to $V_{D D}$. In a SCPA, each PA has its own DC blocking capacitor. Thus it is possible


Fig. 3: (a) 4-Tr class-D PA. (b) 6-Tr class-G PA. (c) Proposed 5-Tr class-G PA.
to combine $V_{D D H}-G N D$ and $V_{D D}-G N D$ switching in the full switching mode (Fig. 2b, inset table). This improves the efficiency in the normalized $V_{O U T}$ range of 0.5 to 1 as well, since the voltage swing across two series capacitors is reduced to $V_{D D}$. The output amplitude in this case is scaled by $(N+n) / 2 N$ and $n / 2 N$ for full and half-switching modes, respectively [2].

The drain efficiency of SCPA can be expressed as,

$$
\begin{equation*}
\eta=\eta_{M N} \cdot \frac{P_{O U T}}{P_{O U T}+P_{S C}+P_{C O N D}+P_{S W}} \tag{1}
\end{equation*}
$$

where $\eta_{M N}$ is the loss from the matching network, $P_{\text {OUT }}$ is the output power at the load, $P_{C O N D}$ is the on-resistance loss from the PA, and $P_{S W}$ is the switching loss from the PA. $P_{S C}$ is the switching loss from the capacitor seen at the output of the PA $\left(C_{S C}\right)$ by the switched capacitor array, where $C_{S C}$ can be expressed as $(n \cdot(N-n) / N) \cdot C_{u}$. Thus, the loss, $P_{S C}$, can be expressed as,

$$
\begin{equation*}
P_{S C}=f \cdot C_{S C} \cdot\left(V_{S C}\right)^{2} \tag{2}
\end{equation*}
$$

where $V_{S C}$ is the voltage swing across $C_{S C} . P_{S C}$ can be significantly reduced in a class-G topology because the voltage swing across $C_{S C}$ is reduced from $V_{D D H}$ and $V_{D D}$.
$P_{C O N D}$ and $P_{S W}$ are contributed by the PA, and depend on the PA architecture. Theoretically, $P_{C O N D}$ and $P_{S W}$ are zero in an ideal PA. However, a voltage drop exists across the switch in a real MOSFET device due to the on-resistance, which limits the output power. In addition, parasitic capacitance has to be charged and discharged to switch the output, that contributes switching loss, in addition to $C_{S C}$. In a classG topology, $P_{S W}$ can also be reduced at both high and low outputs following the same principle as the reduction in $P_{S C}$.

## III. Proposed Class-G Power Amplifier

The four-transistor cascode is commonly used for implementing class-D PAs [7], [8], [9], [10] (Fig. 3a). This design can support a supply voltage ( $V_{D D H}$ ) which is twice of the process supply voltage ( $V_{D D}$ ) without using any thick-oxide gate transistors. A six-transistors (6-Tr) class-G design based on a class-D PA was described in [2], [3], [4]. The design employed two additional thin gate-oxide transistors $\left(M_{P 3}\right.$ and $M_{N 3}$ ) to provide a path to $V_{D D}$ (Fig. 3b). The $6-\mathrm{Tr}$ class-


Fig. 4: 5-bit unary differential SCPA structure.

| SCPA <br> Res. | $\mathrm{F}_{\mathrm{SW}}$ | $\mathrm{R}_{\mathrm{OPT}}$ | $\mathrm{C}_{\mathrm{U}}$ | $\mathrm{M}_{\mathrm{P} 1} / \mathrm{M}_{\mathrm{P} 2} / \mathrm{M}_{\mathrm{P} 3}$ | $\mathrm{M}_{\mathrm{N} 1} / \mathrm{M}_{\mathrm{N} 2}$ | $\mathrm{M}_{\mathrm{N} 3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 5 bits <br> unary | 1 GHz | $4 \Omega$ | 250 fF | $180 \mu \mathrm{~m} / 120 \mathrm{~nm}$ | $50 \mu \mathrm{~m} / 120 \mathrm{~nm}$ | $70 \mu \mathrm{~m} / 120 \mathrm{~nm}$ <br> $(6-\mathrm{Tr}$ Class-G $)$ <br> $50 \mu \mathrm{~m} / 120 \mathrm{~nm}$ <br> $(5-\mathrm{Tr}$ Class-G $)$ |

TABLE I: PA parameters.

G PA can switch between $V_{D D H}$ and $G N D$, and $V_{D D}$ and $G N D$.

In a 6-Tr class-G PA, the leakage current in the $V_{D D}$ path is avoided by proper gate control for $M_{P 3}$ and $M_{N 3}$. However these devices lead to additional switching losses when the PA switches between $V_{D D H}$ and $G N D$. The dominant loss contributor is $M_{P 3}$ because this device is typically larger than $M_{N 3}$, and both its drain and source are switching. The drain of $M_{P 3}$ is directly connected to the output of PA, $V_{P A}$, that switches at the $V_{D D H}$ level, while the source of $M_{P 3}$ (source of $M_{N 3}$ ) switches at the $V_{D D}-V_{T H . P}$ level. Thus, the additional switching loss by these devices ( $P_{\text {SWadd.6Tr }}$ ) can be expressed as,

$$
\begin{align*}
P_{S W a d d .6 T r} & =f \cdot\left(C_{G D . P 3}+C_{D B . P 3}\right) \cdot\left(V_{D D H}\right)^{2} \\
& +f \cdot\left(C_{G S . P 3}+C_{S B . P 3}\right) \cdot\left(V_{D D}-V_{T H . P 3}\right)^{2} \\
& +f \cdot\left(C_{G S . N 3}+C_{S B . N 3}\right) \cdot\left(V_{D D}-V_{T H . P 3}\right)^{2} \tag{3}
\end{align*}
$$

where $C_{G S}, C_{G D}, C_{D B}$, and $C_{S B}$ are the gate-to-source, gate-to-drain, drain-to-body, and source-to-body parasitic capacitances, respectively. In addition, since the body nodes of $M_{P 3}$ and $M_{N 3}$ are connected to $V_{D D H}$ and $G N D$, respectively, to avoid leakage, this causes larger on-resistance due to increased $V_{T H}$ for a given device size. To compensate for this, the size of $M_{N 3}$ is usually made larger than $M_{N 1}$ and $M_{N 2}$ to match the on-resistance at each supply/ground path [3], which further increases switching losses.

To reduce the switching loss due to these extra devices, a 5Tr class-G PA is proposed, as shown in Fig. 3c. The lossy $M_{P 3}$ transistor is removed and $M_{N 3}$ is connected in parallel with $M_{P 1}$. Thus, there is no additional device that is connected to $V_{P A}$. The gate of $M_{P 2}$ is still set to $V_{D D}$ when $V_{P A}$ switches between $V_{D D H}$ and ground, but driven by the same $V_{P 3}$ that is used in a $6-\operatorname{Tr}$ class-G PA when $V_{P A}$ switches between $V_{D D}$ and $G N D$ (Fig. 8a and Fig. 8b). Thus, the switching loss arising from the additional device $\left(P_{S W a d d .5 T r}\right)$ compared to a 4-Tr class-D PA can be expressed as,

$$
\begin{equation*}
P_{S W a d d .5 T r}=f \cdot\left(C_{G S . N 3}+C_{S B . N 3}\right) \cdot\left(V_{D D}-V_{T H . P 2}\right)^{2} \tag{4}
\end{equation*}
$$



Fig. 5: Performance of 5-bit SCPA with different PA designs. (a) Efficiency. (b) DNL.

The body of $M_{P 2}$ can be connected to its source, instead of $V_{D D H}$, because $M_{P 2}$ always sinks charge, due to which the source of $M_{P 2}$ is always at a higher potential than the drain of $M_{P 2}$. Moreover, $M_{N 3}$ can be the same size as $M_{N 1}$ and $M_{N 2}$ because the body effect in $M_{P 2}$ is eliminated. Although the $V_{T H}$ of $M_{N 3}$ is slightly higher than that of $M_{N 1}$ and $M_{N 2}$ due to body effect, the on-resistance is still similar because the $V_{G S}$ of $M_{N 3}$ is slightly higher than $V_{D D}$, by nearly $I_{O U T} \cdot r_{o n . N 3}$.

In order to compare the PA performance, a 5-bit unary differential SCPA using different PA designs with a lossless matching network is designed (Fig. 4). $V_{D D H}$ and $V_{D D}$ are set at 2.4 V and 1.2 V , respectively. The parameters of the FETs used here are summarized in Table I.

Fig. 5a shows the simulated normalized $P_{O U T}$ and drain efficiency of the 5-bit SCPA with different PAs for a normalized $V_{O U T}$. The maximum output voltage of $4-\mathrm{Tr}$ class-D PA after the matching network is set as a normalized $V_{O U T}$ of 1 , since this is the highest physical $V_{O U T}$ among 4-Tr class-D PA, 6- Tr class-G PA, and $5-\mathrm{Tr}$ class-G PA. The normalized $P_{O U T}$ is given by the square of the normalized $V_{O U T}$. Since a class-G PA has two different switching modes due to the use of two supply voltage levels, the actual resolution of the class-G SCPA is 6-bits. Thus, 32 data points are achieved for a class-D PA, and 64 data points are achieved for the class-G PA. Only even codes are marked for the class-G PA for clarity.

The 6-Tr class-G PA exhibits better efficiency compared to a 4-Tr class-D PA only when the normalized $P_{O U T}$ is below $0.45(\sim-3.5 \mathrm{~dB})$, due to additional loss from the extra devices. Additionally, the maximum $P_{O U T}$ of the $6-\mathrm{Tr}$ class-G PA is slightly lowered because of the extra parasitic capacitance, especially at the output node. By contrast, the proposed 5Tr class-G PA has almost similar efficiency as well as output power around the peak level compared to a class-D stage, since the loss from $M_{N 3}$ is almost negligible. In addition, the efficiency of $5-\mathrm{Tr}$ class-G PA is higher than the $6-\mathrm{Tr}$ class-G PA over the full range of output power.

The PA can cause non-linearity due to parasitic capacitance and on-resistance of non-ideal switches. Ideally, the shape of $V_{P A}$ is a square-wave that switches between the supply and $G N D$, however, the shape of $V_{P A}$ can vary as a function of the applied digital code due to non-idealities in the PA, especially when the device resistance in supply and GND paths is mismatched [7]. Fig. 5b shows the differential nonlinearity (DNL) for different PAs. In order to minimize the


Fig. 6: Power loss analysis for different power amplifier designs. (a) $4-\mathrm{Tr}$ class-D PA. (b) $6-\mathrm{Tr}$ class-G PA. (c) $5-\mathrm{Tr}$ class-G PA.
non-linearity caused by the PA, the on-resistance of each supply and $G N D$ path has to be matched. The $6-\mathrm{Tr}$ classG PA shows the worst DNL because the on-resistance of the $V_{D D}$ path is not well-matched with $V_{D D H}$ and $G N D$ paths. To match the on-resistance of the $V_{D D}$ path with $V_{D D H}$ and $G N D$ paths, the size of $M_{P 3}$ has to be made much larger than $M_{P 1}$ and $M_{P 2}$ which will decrease the efficiency even more. It is easier to match on-resistance in the 5-Tr class-G PA, since $M_{P 2}$ is shared in the $V_{D D H}$ and $V_{D D}$ paths, and hence only the on-resistance of $M_{P 1}$ and $M_{N 3}$ has to be matched.

The power loss of each PA is analyzed through simulation (Fig. 6) by considering the loss components $P_{S C}, P_{S W}$, and $P_{C O N D}$. As expected, $P_{S C}$ is zero when the normalized $V_{O U T}$ is halved in the class-G approach, because the entire switchedcapacitor array is selected to switch between $V_{D D}$ and $G N D$, due to which $C_{S C}$ becomes zero. In addition, $P_{S C}$ is also significantly reduced because the voltage swing across $C_{S C}$ is decreased from $V_{D D H}$ to $V_{D D}$. A comparison between the $5-\mathrm{Tr}$ class-G and $6-\mathrm{Tr}$ class-G PA shows that the $5-\mathrm{Tr}$ classG can achieve much lower $P_{S W}$. This is because $M_{P 3}$ is removed and the size of $M_{N 3}$ is reduced. $P_{S W}$ is reduced by half at peak $V_{O U T}$, and by $30 \%$ at half of peak $V_{O U T}$ where the entire capacitor array switches at $V_{D D H}-G N D$ and $V_{D D}-G N D$, respectively. From an area perspective, the $5-\mathrm{Tr}$ class-G PA can reduce the area by $28 \%$ relative to the $6-\mathrm{Tr}$ class-G PA, based on transistor sizes alone.

## IV. Stacked Class-G Power Amplifier

In order to implement a class-G PA, an additional power supply of $V_{D D}$ is required. The extra supply voltage can be implemented by using a linear voltage regulator or DCDC converter (Fig. 1). A DC-DC converter is preferred than a linear voltage regulator due to better efficiency. However, the efficiency-drop still exists and the output structure of


Fig. 7: Stacked differential PA. (a) Full supply voltage level ( $V_{D D H}$ ) switching. (b) Half supply voltage level ( $V_{D D}$ ) switching.


Fig. 8: 5-Tr class-G PA multi-level switching operation. (a) $V_{D D H}-G N D$ switching. (b) $V_{D D}-G N D$ switching. (c) $V_{D D H}-V_{D D}$ switching.

DC-DC converter has to be sufficiently large to source the PA. Moreover, a DC-DC converter typically requires large inductors to achieve high efficiency, which can increase cost.
Inherent class-G operation can be implemented by stacking two PAs. Stacked PAs can employ half of main supply voltage without using an extra power supply voltage. However, stacked designs typically require additional devices to switch between the supply and ground paths [11]. Furthermore, these devices have to be very large to minimize resistive losses.

The proposed class-G design (Section III) can be used to implement a stacked PA, that can avoid the requirement for extra switches for switching the supply and ground paths. In a PA design, a pseudo-differential design is commonly used to increase the output power by $6-\mathrm{dB}$, as well as to reduce the sensitivity to supply and ground inductance. Fig. 7 shows the stacked differential PA structure for full supplyvoltage $\left(V_{D D H}\right)$ and half supply-voltage ( $V_{D D}$ ) switching. The $V_{D D H}$ level switching operation is identical to a typical single supply voltage PA. For $V_{D D}$ switching, the upper PA switches between $V_{D D H}$ and $V_{D D}$, and the lower PA switches between $V_{D D}$ and $G N D$. When $V_{I N P}$ is high and $V_{I N N}$ is low, the current flows from $V_{D D H}$ to $V_{O+}$, and from $V_{O-}$ to $G N D$, respectively. When the $V_{I N P}$ is low and $V_{I N N}$ is high, the current flows from $V_{O+}$ to $V_{O-}$ through the $V_{D D}$ path. Since only an ac signal is transferred, the output power is same for the upper and lower PAs, if the voltage swing is identical. Thus, the virtual $V_{D D}$ level is set to half of $V_{D D H}$ automatically. To enable this stacked class-G operation without extra supply path switches, the proposed class-G PA has to


Fig. 9: Stacked class-G switched capacitor PA and schematic of stacked differential PA unit.


Fig. 10: Performance of stacked class-G SCPA. (a) Efficiency. (b) DNL.
switch between $V_{D D H}$ and $V_{D D}$ as well as $V_{D D}$ and $G N D$.
The multi-level driving sequence for stacked class-G operation is shown in Fig. 8. It is noted that the $V_{D D}$ supply in Fig. 8 uses a virtual $V_{D D}$ in the stacked class-G implementation. The driving signals for $V_{D D}-G N D$ switching are the same as the prior class-G design, but the gate of $M_{P 2}$ is driven by the same signal that is used to drive $M_{P 3}$ in a $6-\mathrm{Tr}$ class-G PA (Fig. 3b). The driving signals for $V_{D D H}-V_{D D}$ switching are implemented by appropriately switching $M_{P 1}, M_{P 2}$, and $M_{N 3}$ (Fig. 8c). The charge flows from $V_{D D H}$ to $V_{P A}$ by turning on $M_{P 1}$ and $M_{P 2}$, and flows from $V_{P A}$ to $V_{D D}$ by turning on $M_{P 2}$ and $M_{N 3}$. The source and drain connection of $M_{P 2}$ is reversed when the charge flows from $V_{P A}$ to $V_{D D}$, in which case the potential of the body node is lower than the potential of the source node of $M_{P 2}\left(V_{P A}\right)$ by $I_{O U T} \cdot r_{o n . P 2}$. However, this voltage drop can be made negligible by using a sufficiently low on-resistance, so that it cannot turn on the PN body diode. The maximum simulated voltage drop across the $M_{P 2}$ source-to-body junction is only 45.5 mV , using the parameters in Table I. Although $M_{P 2}$ and $M_{N 3}$ can both source and sink the current by adding the $V_{D D H}-V_{D D}$ switching, the gate driver for these devices can use the existing drivers because the gate switching level of $M_{P 2}$ and $M_{N 3}$ remains the same as that used for $V_{D D H}-G N D$ or $V_{D D}-G N D$ switching.

The full design of the stacked class-G SCPA and the schematic of differential PA unit are shown in Fig. 9. The same 5-bit unary differential SCPA as above is used, but the supply voltage for $V_{D D}$ at PA is removed and the $V_{D D}$ nodes are connected together. The differential PA unit is comprised of two 5-Tr class-G PAs, but the driving signals for $V_{I N P}$ and $V_{I N N}$ are changed during half supply voltage level $\left(V_{D D}\right)$ switching
such that $V_{I N P}$ is driven by the $V_{D D}-G N D$ switching driver (Fig. 8b) and $V_{I N N}$ is driven by the $V_{D D H}-V_{D D}$ switching driver (Fig. 8c).

The drain efficiency and DNL of the stacked class-G PA are simulated and the results are compared with a $4-\mathrm{Tr}$ class-D PA and an unstacked 5-Tr class-G PA using $V_{D D}$ supply voltage (Fig. 4) as shown in Fig. 10. The drain efficiency is almost identical to the unstacked design. However the key advantage of the approach is that the $V_{D D}$ supply in the PA is avoided by using the stacked PA approach. Thus, the efficiency can be greatly improved by adding a single NMOS FET $\left(M_{N 3}\right)$ in a cascoded 4-Tr class-D PA structure with multi-level driving signals. In addition, the linearity is also comparable to $4-\mathrm{Tr}$ class-D PA because the on-resistance of $V_{D D}$ path is still well matched with the $V_{D D H}$ and $G N D$ paths.

While the proposed approach has been described in a SCPA, it can be applied to any switching RF PA architecture that employs a class-D PA such as approaches based on RF pulse-width-modulation [8] or digital outphasing [9].

## V. Conclusion

An efficient class-G stage based on a class-D PA for switching RF PAs is described. The proposed approach can enhance efficiency compared to a cascoded class-D or a $6-\mathrm{Tr}$ class-G design employed in prior work. By using the multilevel driving sequence in a stacked approach, the requirement for any additional supply for class-G stage is avoided. The proposed class-G PA when used in an SCPA shows improved efficiency over almost the entire output power range, compared to prior approaches. The proposed design can be applied to any switching RF transmitter architecture that uses class-D PAs.

## References

[1] J. Walling, S. Taylor, and D. Allstot, "A class-G supply modulator and class-E PA in 130 nm CMOS," IEEE J. Solid-StateCircuits, vol. 44, no. 9, pp. 2339-2347, Sep. 2009.
[2] S. Yoo et al., "A class-G switched-capacitor RF power amplifier," IEEE J. Solid-State Circuits, vol. 48, no. 5, pp. 1212-1224, May 2013.
[3] W. Yuan et al., "A quadrature switched capacitor power amplifier," IEEE J. Solid-State Circuits, vol. 51, no. 5, pp. 1200-1209, May 2016.
[4] V. Vorapipat, C. S. Levy, and P. M. Asbeck, "A class-G voltage-mode doherty power amplifier," IEEE J. Solid-State Circuits, vol. 52, no. 12, pp. 3348-3360, Dec. 2017.
[5] S. Hu, S. Kousai, and H. Wang, "A broadband mixed-signal CMOS power amplifier with a hybrid class-G doherty efficiency enhancement technique," IEEE J. Solid-State Circuits, vol. 51, no. 3, pp. 598-613, Mar. 2016.
[6] P. Godoy et al., "A $2.4-\mathrm{GHz}, 27-\mathrm{dBm}$ asymmetric multilevel outphasing power amplifier in 65-nm CMOS," IEEE J. Solid-State Circuits,, vol. 47, no. 10, pp. 2372-2384, Oct. 2012.
[7] S. Yoo et al., "A switched-capacitor RF power amplifier," IEEE J. SolidState Circuits, vol. 46, no. 12, pp. 2977 - 2987, Dec. 2011.
[8] K. Cho and R. Gharpurey, "A digitally intensive transmitter/PA using RF-PWM with carrier switching in 130 nm CMOS," IEEE J. Solid-State Circuits, vol. 51, no. 5, pp. 1188-1199, May 2016.
[9] A. Ravi et al., "A 2.4-GHz 20-40-MHz channel WLAN digital outphasing transmitter utilizing a delay-based wideband phase modulator in 32-nm CMOS," IEEE J. Solid-State Circuits, vol. 47, no. 12, pp. 3184 - 3196, Dec. 2012.
[10] W. Yuan and J. S. Walling, "Package-Level Reconfiguration of RF Matching Networks Using SMD Components," IEEE Trans. Circuits Syst. II: Express Briefs, vol. 64, no. 9, pp. 997-1001, Sep. 2017.
[11] K. Onizuka, S. Saigusa, and S. Otaka, "A 1.8 GHz linear CMOS power amplifier with supply-path switching scheme for WCDMA/LTE applications," in Proc. IEEE ISSCC Dig. Tech. Papers, Feb. 2013, pp. 90-91.


[^0]:    K. Cho was with with the Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, 78712 USA. He is now with Qualcomm Technologies, Inc., Santa Clara, CA 95051 USA. R. Gharpurey is with the Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, 78712 USA. e-mail: khcho128@gmail.com

