# A dual mode step-down switched-capacitor DC-DC converter with adaptive switch width modulation 

Lianxi Liu ${ }^{\text {a,b,* }}$, Hao Chen ${ }^{\text {a }}$, Tianyuan Hua ${ }^{\text {a }}$, Junchao Mu ${ }^{\text {a }}$, Zhangming Zhu ${ }^{\mathrm{a}, \mathrm{b}}$, Yintang Yang ${ }^{\mathrm{a}, \mathrm{b}}$<br>${ }^{\text {a }}$ School of Microelectronics, Xidian University, Xi'an, 710071, PR China<br>${ }^{\mathrm{b}}$ Shaanxi Key Lab of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi'an, 710071, PR China

## A R T I C L E I N F O

## Index terms:

Switched-capacitor (SC)
DC-DC converter
Pulse frequency modulation
Burst mode
Adaptive switch width modulation (ASWM)


#### Abstract

This paper proposes a step-down switched-capacitor (SC) DC-DC converter with pulse frequency modulation (PFM) and burst mode. This design proposes a novel dual mode control strategy to achieve high performance over a wide load range. PFM is adopted at heavy load to achieve the small output voltage ripple while burst mode is adopted at light load to improve transient response and power efficiency. To further improve the efficiency, an adaptive switch width modulation (ASWM) is proposed to reduce switching losses. The measured results show that the proposed four conversion ratios converter can operate with a $2.0-3.6 \mathrm{~V}$ input voltage range, load current from 0 to 2 mA at the output voltage of 1.2 V . The peak power efficiency is up to $84.2 \%$ from a 2.7 V input voltage supply at a load current of 2 mA . At a load of $60 \mu \mathrm{~A}$, the burst mode achieves an $11 \%$ maximum efficiency improvement, and the average efficiency improvement of $6 \%$ is achieved with ASWM.


## 1. Introduction

Power supply should meet the needs of high power density, small area and low consumption for advanced devices $[15,16]$. Compared with traditional switched-inductor DC-DC converter [14], SC DC-DC converter can be easily integrated on a chip [1]. It also avoids electromagnetic interference (EMI). Both these advantages raise attentions of researcher to SC DC-DC converter.[4,5].

There are capacitance modulation and switching frequency modulation for output regulation at present [6,8], [9]. A digital capacitance modulation is proposed to regulate output voltage [6], but the lack of capacitance limits the simultaneous $100 \%$ capacitance utilization, so the power density of the converter decreases naturally. The switching frequency modulation can be divided into the digital modulation and the analog modulation. The digital switching frequency modulation achieves fast transient response, but it has the disadvantages of low precision and large output voltage ripple for output regulation [8]. An analog switching frequency control strategy is proposed to guarantee high precision and small output voltage ripple. [9], but due to the control losses, the power efficiency decreases rapidly at light load, the control strategy also has a problem that no detailed system stability analysis of the converter
particularly the SC array is given. In order to solve the problem, this paper proposes an optimal dual mode controller instead of a single control strategy to regulate output voltage.

Another issue aims at reducing the switching losses to improve power efficiency. A conversion ratio only gains high power efficiency in a narrow input/output voltage range [2,3]. A reconfigurable SC array is implemented for a wide voltage range [10,11,13,17,20,21], however, the dominant switching losses becomes the main factor decreasing power efficiency. The switch width of SC array is usually determined by the maximum switching frequency, but the optimal switch width of the SC array varies with variation of the switching frequency, so the switching losses can be reduced by adjusting switch width at low switching frequency.

As is discussed above, this paper proposes a dual mode step-down SC DC-DC converter with four conversion ratios. PFM is adopted at heavy load while burst mode is adopted at light load. PFM achieves small output voltage ripple and high precision, a detailed system stability analysis is introduced. To overcome the problems of the lower power efficiency and the decreasing Gain bandwidth product (GBW) of PFM operation at light load, burst mode is adopted to reduce the control losses and implement fast transient response. To reduce switching losses over entire load range,

[^0]https://doi.org/10.1016/j.mejo.2018.06.003
Received 15 January 2018; Received in revised form 26 March 2018; Accepted 6 June 2018


Fig. 1. Block diagram of the proposed SC DC-DC converter.

ASWM is proposed to optimize switch width with the variation of the switching frequency.

The rest of the paper is organized as follows. Section 2 is the detailed introduction of the proposed SC DC-DC converter, including operating principle of dual mode control strategy, and ASWM, a detailed system stability analysis is introduced at PFM operation. Section 3 describes the circuit implementation in detail. The measured results of the proposed converter in $0.18 \mu \mathrm{~m}$ CMOS technology are shown in section 4 . Section 5 concludes the paper.

## 2. Proposed SC DC-DC converter

The proposed SC DC-DC converter consists of three main blocks as shown in Fig. 1, which are the ratio hop circuit, the SC power stage and the feedback controller. The SC power stage are four ratios SC array and output MOS capacitor. Dual mode control strategy and ASWM are realized in the feedback controller for output regulation.

When the system starts to work, the ratio hop circuit selects
conversion ratio by input voltage. Four conversion ratios ( $2 / 3,3 / 5,1 / 2$, $2 / 5$ ) is selected by the ratio hop circuit for a $2.0 \mathrm{~V}-3.6 \mathrm{~V}$ input voltage range, so the converter can achieve high efficiency for a wide input voltage range by these four conversion ratios. Then the mode select circuit determines the control mode of the SC DC-DC converter by detecting the load current. Dual mode control is adopted in the SC DC-DC converter, the SC DC-DC converter works in PFM for heavy load condition while in burst mode for light load condition. In PFM, the EA (error amplifier) compares the $\mathrm{V}_{\text {OUT }}$ with the reference voltage $\mathrm{V}_{\text {REF }}$. The VCO (voltage controlled oscillator) generates CLK signal with different switching frequency by the output of EA, the switching frequency is adjusted with variation of the load condition. In the burst mode, the VCO turns off and turns on intermittently to get a stable output voltage Vout. The advantages of dual mode control strategy are achieved in the SC DCDC converter. The converter gets smaller ripple, higher efficiency and faster load transient over the entire load current range. Besides, the CLK signal turns on the ASWM to adjust the switch width of the SC array, the optimal switch width of the SC array is achieved by the switching


Fig. 2. Schematic of the proposed PFM control strategy.


Fig. 3. Time diagram of the switching signal and output voltage at burst mode.
frequency of the VCO. Compared with the fixed switch width of the traditional SC DC-DC Converter, this technique improves power efficiency by reducing switching losses.

### 2.1. Dual mode control strategy

Dual mode control strategy aims at achieving high performance over the entire load range. PFM has the advantages of small output voltage ripple and high precision, but the transient response and power efficiency will decrease at light load. Burst mode detects output voltage with comparator, compared with PFM at light load, the transient response time can be improved; besides, the control circuit turns off intermittently, so the power efficiency can be improved at light load.

### 2.1.1. PFM control

PFM operation is adopted at heavy load. Fig. 2 shows schematic of the PFM control strategy. The variation of load current or output voltage $\mathrm{V}_{\text {IN }}$ can be detected by EA, the output voltage of EA controls the VCO to adjust switching frequency. The non-overlap clock, the clock encoder and the drive circuit are utilized to drive switch of the SC array. The VCO operates from 2 MHz to 20 MHz to maintain against input voltage and load current change.

The analog switching frequency modulation completes small output voltage ripple and high precision. However, the GBW of the PFM operation decreases at light load, so the slow transient response leads to large overshoot or undershoot of the output voltage VOUT. PFM also has a problem of the system stability analysis, particularly, small signal mode of SC array is not given, it will be discussed in section 2.3

### 2.1.2. Burst mode control

Burst mode is realized for improving transient response and power


Fig. 5. Power efficiency of the proposed SC DC-DC converter at a 2 mA load current.
efficiency at light load in the proposed SC DC-DC converter. The operating principle can be introduced as follows: When switching frequency is smaller than 2 MHz VCO turns off and Vout decreases, when $\mathrm{V}_{\text {OUT }}$ is lower than reference voltage $\mathrm{V}_{\text {REF2 }}\left(\mathrm{V}_{\text {REF2 }}<\mathrm{V}_{\text {REF1 }}\right)$, VCO turns on. Burst mode realizes output regulation with the discrete VCO operation, control losses decreases at light load.

Fig. 3 shows time diagram of the switching signal and output voltage at burst mode. $\Phi_{1}$ and $\Phi_{2}$ are non-overlap switching frequency. The output voltage is detected by comparator, so the fast transient response is achieved at light load. Control circuit turns off except comparator for $\mathrm{V}_{\text {OUT }}$ detection when VCO turns off, compared with PFM at light load, the control losses decreases at burst mode.

### 2.1.3. Performance analysis

There are mainly conduction losses, switching losses and bottom plate parasitic capacitance losses associated with the SC DC-DC converter at heavy load. All the power losses can be expressed by:
$\mathrm{P}_{\text {Losses }}=\mathrm{P}_{\text {Cond }}+\mathrm{P}_{\text {Switch }}+\mathrm{P}_{\text {Bottom }}$
where $\mathrm{P}_{\text {Cond }}$ is conduction losses, $\mathrm{P}_{\text {Switch }}$ is switching losses and $\mathrm{P}_{\text {Bottom }}$ is bottom plate parasitic capacitance losses. All the power losses at PFM operation is basically the same as that at burst mode, however, control losses becomes dominant at light load, so the power efficiency is improved by reducing control losses at burst mode.


Fig. 4. Simulation results at dual mode (a) average power efficiency (b) average ripple.


Fig. 6. Waveforms of the top plate of flying capacitor at ratio $=1 / 2$. (a) Ideal. (b)Non-ideal.

For PFM operation, output voltage ripple is related to input voltage and output voltage at a given conversion ratio, it can be approximately expressed by:
$\mathrm{V}_{\text {Ripple }}=\frac{\mathrm{I}_{\mathrm{L}} \mathrm{T}_{\mathrm{S}}}{2 \mathrm{C}_{\mathrm{L}}}=\frac{\mathrm{r} \mathrm{C}_{\mathrm{F}}\left(\frac{\mathrm{n}}{\mathrm{m}} \mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\text {OUT }}\right)}{2 \mathrm{C}_{\mathrm{L}}}$
where $\mathrm{m} / \mathrm{n}$ is the conversion ratio.
Simulation results shows that the load current changes from $10 \mu \mathrm{~A}$ to $100 \mu \mathrm{~A}$ from a 2.7 V input supply, $\mathrm{V}_{\text {OUT }}$ gives a transient responses time of $113 \mu \mathrm{~s}$ and a dropout voltage of 350 mV at PFM operation, however, there is no dropout voltage of $\mathrm{V}_{\text {OUT }}$ for same load current changes and a fast transient response is achieved at burst mode operation. Fig. 4 (a) shows simulation results of average power efficiency at dual mode. Compared with PFM at light load, burst mode achieves an 11\% maximum improvement of power efficiency at a $60 \mu \mathrm{~A}$ load current. Fig. 4 (b) shows simulation results of average ripple at dual mode. PFM achieves 30 mV


Fig. 7. Schematic of ASWM at ratio $=1 / 2$.

Table 1
Interval division of the swith wdith of the SC array.

| Frequency(MHz) | $20-16$ | $16-8$ | $8-4$ | $4-2$ | 2 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Width | $10 \times$ | $8 \times$ | $4 \times$ | $2 \times$ | $1 \times$ |

average ripple at heavy load. Dual mode control strategy not only effectively helps delivering a wide load current range but also obtains a good performance.

### 2.2. Reconfigurable SC array with adaptive switch width modulation (ASWM)

Fig. 5 shows the power efficiency of the proposed SC DC-DC converter at a 2 mA load current. The SC array has four ratios: $2 / 3,3 / 5,1 / 2$ and 2 / 5 , for a single conversion ratio, because switching losses and conduction losses are dominant, it is only efficient with a narrow input voltage range. To get high efficiency with a wide input voltage range, the proposed SC DC-DC converter utilizes series-parallel topology to complete a SC array of four ratios mentioned.

According to ideal model of the SC DC-DC converter [1], different switching frequency corresponds to different optimal switch width, but the switch width of the proposed SC array has been determined by the maximum switching frequency. ASWM is proposed to further optimize switch width for minimum switching losses tracking. Switching losses can be expressed by:
$\mathrm{P}_{\text {Switch }}=\frac{1}{2} \mathrm{C}_{\text {Gate }} \mathrm{V}_{\text {IN }}{ }^{2} \mathrm{f}_{\mathrm{S}}$


Fig. 8. Time diagram of the switching signal and output voltage at ratio $=1 / 2$.


Fig. 9. Bode of the SC array at ratio $=1 / 2$.
where $\mathrm{C}_{\text {Gate }}$ is gate-capacitance of the switch, $\mathrm{V}_{\text {IN }}$ is input voltage and fs is the switching frequency. $\mathrm{C}_{\text {Gate }}$ is proportional to switch width. When the load current decreases, the switching frequency decreases and switch width can be optimized to reduce switching losses.

The optimal switch width can be determined by whether it is completely charged and discharged. Fig. 6(a) shows ideal waveforms of the top plate of flying capacitor in the charging phase and the discharging phase at ratio $=1 / 2$. Non-ideal waveforms are shown in Fig. 6(b), due to large on-state resistance of the switch, the charging and the discharging is insufficient. It is the basis of optimal switch width selection.

Fig. 7 shows the schematic of ASWM at ratio $=1 / 2$. The variation of load current is tested by the EA, the EA controls the VCO to adjust the switching frequency, ASWM selects switch width of the SC array according to the switching frequency of the VCO. Minimum switching losses tracking is implemented with ASWM.

According to the switching frequency of the dual mode control strategy, the switch width can be divided into five parts $(4 \times, 2 \times, 2 \times, 1 \times$ and $1 \times$ ), it can be adjusted with the variation of the switching frequency. Table 1 shows the interval division of the switch width of the SC array. Simulation results shows that an $8 \%$ improvement of power efficiency is achieved from a 2.7 V input voltage supply at a load current of 2 mA .

### 2.3. System stability analysis at PFM operation

### 2.3.1. Small signal model of the SC array

Fig. 8 shows time diagram of the switching signal and output voltage at ratio $=1 / 2$, the time constant of charging and discharging is much smaller than period of switching frequency. $\Delta \mathrm{V}(\mathrm{n}-1)$ and $\Delta \mathrm{V}(\mathrm{n})$ are the variation of output voltage on $n-1$ st and nth period respectively. $\Delta T(n)$ is the variation of time on nth period. The variation of output voltage can be expressed by:
$\Delta \mathrm{V}(\mathrm{n})-\Delta \mathrm{V}(\mathrm{n}-1)=\mathrm{V}_{\text {Charging }}-\mathrm{V}_{\text {Discharging }}$
where $V_{\text {Charging }}$ is the increase of output voltage due to charge transfer from input to output, $\mathrm{V}_{\text {Discharging }}$ is the decrease of output voltage due to power consumption. According to charge conservation, $\mathrm{V}_{\text {Charging }}$ can be expressed by:
$\mathrm{V}_{\text {Charging }}=\frac{2\left(\mathrm{~V}_{\text {IN }}-2\left(\mathrm{~V}_{\text {OUT }}+\Delta \mathrm{V}(\mathrm{n}-1)\right)\right) \mathrm{C}_{\mathrm{F}}}{\mathrm{C}_{\mathrm{L}}}$
where $\mathrm{C}_{\mathrm{F}}$ is all flying capacitor, $\mathrm{C}_{\mathrm{L}}$ is output capacitor. $\mathrm{V}_{\text {Discharging }}$ can be expressed by:

Table 2
The pole of the four ratios of the SC array at $\mathrm{f}=\mathrm{f}_{\mathrm{S}}$.

| Ratio | $2 / 3$ | $3 / 5$ | $1 / 2$ | $2 / 5$ |
| :--- | :--- | :--- | :--- | :--- |
| $\omega_{\text {sc }}$ | $0.16 \mathrm{f}_{\mathrm{S}}$ | $0.13 \mathrm{f}_{\mathrm{s}}$ | $0.15 \mathrm{f}_{\mathrm{s}}$ | $0.1 \mathrm{f}_{\mathrm{S}}$ |



Fig. 10. Small signal modeling of the proposed SC DC-DC converter.
$\mathrm{V}_{\text {Discharging }}=\frac{\left(\mathrm{V}_{\text {OUT }}+\frac{1}{2}(\Delta \mathrm{~V}(\mathrm{n})+\Delta \mathrm{V}(\mathrm{n}-1))\right)\left(\mathrm{T}_{\mathrm{S}}+\Delta \mathrm{T}(\mathrm{n})\right)}{\mathrm{R}_{\mathrm{L}} \mathrm{C}_{\mathrm{L}}}$
where $R_{L}$ is load resistor, $T_{S}$ is switching period.
Combining (3), (4) and (5), consider the first order of the equation, it can be expressed by:
$\Delta V(n)\left(1+\frac{T_{S}}{2 R_{L} C_{L}}\right)+\Delta V(n-1)\left(1-\frac{4 C_{F}}{C_{L}}-\frac{T_{S}}{2 R_{L} C_{L}}\right)=-\Delta T(n) \frac{V_{\text {OUT }}}{R_{L} C_{L}}$

From s-transform of equation (7), the transfer function of the SC array can be obtained by:
$\frac{\Delta \mathrm{V}(\mathrm{s})}{\Delta \mathrm{T}(\mathrm{s})}=-\frac{\frac{\mathrm{V}_{\text {out }}}{\mathrm{R}_{\mathrm{L}} \mathrm{C}_{\mathrm{L}}}}{1+\frac{\mathrm{T}_{S}}{2 \mathrm{R}_{\mathrm{L}} \mathrm{C}_{\mathrm{L}}}+\mathrm{e}^{-\mathrm{sT}}\left(1-\frac{4 \mathrm{C}_{\mathrm{F}}}{\mathrm{C}_{\mathrm{L}}}-\frac{\mathrm{T}_{\mathrm{S}}}{2 \mathrm{R}_{\mathrm{L}} \mathrm{C}_{\mathrm{L}}}\right)} \cdot \frac{1-\mathrm{e}^{-\mathrm{sT}}}{\mathrm{sT}}$
Here the capacitance is 500 pF and 5 nF for $\mathrm{C}_{\mathrm{F}}$ and $\mathrm{C}_{\mathrm{L}}$ respectively. Fig. 9 shows bode of equation (8). Further, equation (8) can be expressed by:
$\frac{\Delta \mathrm{V}(\mathrm{s})}{\Delta \mathrm{T}(\mathrm{s})}=-\frac{\mathrm{V}_{\text {OUT }} \mathrm{f}_{S}}{25} \cdot \frac{1-\mathrm{e}^{-\mathrm{sT}}}{\left(1-\frac{3}{5} e^{-\mathrm{sT}}\right) \mathrm{sT}}$
where $f_{S}$ is the switching frequency. Therefore, the transfer function of the SC array can be approximately expressed by:


Fig. 11. Loop gain of the proposed SC DC-DC converter.
$\frac{\Delta \mathrm{V}(\mathrm{s})}{\Delta \mathrm{f}(\mathrm{s})}=\frac{\mathrm{V}_{\mathrm{OUT}}}{25 \mathrm{f}_{\mathrm{S}}} \cdot \frac{1}{1+\frac{\mathrm{s}}{\omega_{\mathrm{SC}}}}$
where $\omega_{\text {sc }}$ is equal to $0.15 \mathrm{f}_{\mathrm{s}}$.
Table 2 shows the poles of the four ratios of the SC array at $f=f_{S} . \omega_{s c}$ obtains minimum at ratio $=2 / 5$. The transfer function of the SC array has completed with linear model, system stability analysis of the proposed SC DC-DC converter discussed as follows.
2.3.2. System stability analysis of the proposed SC DC-DC converter at PFM operation

Fig. 10 shows small signal model of the proposed SC DC-DC converter with compensation. R $\mathrm{R}_{\text {OUT }}$ is output impedance of EA , the compensation consists of $R_{C}$ and $C_{C}$. $G_{V C O}$ is the gain of VCO and $G_{\text {Array }}$ is the gain of SC array. The transfer function of the SC DC-DC converter can be expressed in:
$H(s)=\frac{A_{D C}\left(1+s R_{C} C_{C}\right)}{\left(1+s R_{\text {OUT }} C_{C}\right)\left(1+\frac{s}{\omega_{\mathrm{SC}}}\right)}$
where $A_{D C}$ is the low frequency gain, it can be expressed by:
$A_{D C}=g_{m} R_{\text {OUT }} G_{V C O} G_{\text {Array }}$
the dominant pole is given as:
$\omega_{\mathrm{P} 1}=\frac{1}{\mathrm{R}_{\mathrm{OUT}} \mathrm{C}_{\mathrm{C}}}$
Hence, the GBW can be expressed by:
$\mathrm{GBW}=\frac{\mathrm{G}_{\mathrm{VCO}} \mathrm{G}_{\text {Array }} \mathrm{g}_{\mathrm{m}}}{\mathrm{C}_{\mathrm{C}}}$
and the non-dominant pole located at the SC array and the zero can be expressed by:
$\omega_{\mathrm{P} 2}=\omega_{\mathrm{SC}}$
$\omega_{\mathrm{Z}}=\frac{1}{\mathrm{R}_{\mathrm{C}} \mathrm{C}_{\mathrm{C}}}$
Fig. 11 shows loop gain of the SC DC-DC converter. The relative position of poles and zero can be observed. The bias current of EA is controlled by load current. Therefore, the GBW can be increased by the adaptive bias current. It can be observed that non-dominant pole and
(a)

(b)


Fig. 12. (a) Reconfigurable SC array of proposed SC DC-DC converter. (b) PFM control circuit.

Table 3
Switching signals of the proposed SC array.

| Ratio | $\mathrm{S}_{1}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{3}$ | $\mathrm{S}_{4}$ | $\mathrm{S}_{5}$ | $\mathrm{S}_{6}$ | $\mathrm{S}_{7}$ | $\mathrm{S}_{8}$ | S9 | $\mathrm{S}_{10}$ | $\mathrm{S}_{11}$ | $\mathrm{S}_{12}$ | $\mathrm{S}_{13}$ | $\mathrm{S}_{14}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $2 / 3$ | $\Phi_{1}$ | $\Phi_{2}$ | $\Phi_{2}$ | off | $\Phi_{1}$ | $\Phi_{1}$ | off | off | $\Phi_{2}$ | off | $\Phi_{2}$ | $\Phi_{1}$ | $\Phi_{1}$ | $\Phi_{2}$ |
| 3/5 | $\Phi_{1}$ | $\Phi_{2}$ | $\Phi_{2}$ | $\Phi_{1}$ | off | off | $\Phi_{1}$ | on | $\Phi_{2}$ | off | off | on | $\Phi_{1}$ | $\Phi_{2}$ |
| 1/2 | $\Phi_{1}$ | $\Phi_{2}$ | off | $\Phi_{1}$ | $\Phi_{2}$ | $\Phi_{2}$ | $\Phi_{1}$ | off | off | $\Phi_{1}$ | off | $\Phi_{2}$ | $\Phi_{1}$ | $\Phi_{2}$ |
| 2/5 | $\Phi_{1}$ | $\Phi_{2}$ | off | $\Phi_{1}$ | $\Phi_{2}$ | $\Phi_{2}$ | $\Phi_{1}$ | $\Phi_{1}$ | off | off | off | on | $\Phi_{1}$ | $\Phi_{2}$ |

Table 4
GBW, $\omega_{\mathrm{p} 2}$ and $\omega_{\mathrm{z}}$ location at a $2-20 \mathrm{MHz}$ switching frequency.

| Parameter | Range |
| :--- | :--- |
| GBW | $14.3 \mathrm{KHz}-45.6 \mathrm{KHz}$ |
| $\omega_{\mathrm{p} 2}$ | $31.8 \mathrm{KHz}-509.5 \mathrm{KHz}$ |
| $\omega_{\mathrm{z}}$ | 27.2 KHz |

zero cancel each other at light load. When load current increases, the loop gain decreases and the zero is much smaller than non-dominant pole at heavy load, the phase margin is enhanced. The non-dominant $\omega_{\mathrm{P} 2}$ is always higher than 2.2 GBW to ensure the stability of the SC DC-DC converter.

## 3. Circuit implementation

### 3.1. Reconfigurable SC array

Fig. 12 (a) shows the reconfigurable SC array of the proposed SC DCDC converter. There are four same capacitors and fourteen transistors of power switch, the optimization of power switch width has completed according to ideal model [1]. Four conversion ratios ( $2 / 3,3 / 5,1 / 2,2 / 5$ ) are realized for a $2-3.6 \mathrm{~V}$ input voltage range, conversion ratio is controlled by 2-bit signal $\mathrm{V}_{\text {High }}$ and $\mathrm{V}_{\text {Low }}$ which are generated from ratio hop circuit. Every switch width is divided into five parts for ASWM. ( $1 \times$, $1 \times, 2 \times, 2 \times$ and $4 \times$.

Table 3 shows switching signals of the SC array, where $\Phi_{1}$ and $\Phi_{2}$ are charging and discharging switching signals of flying capacitors respectively. On and off represent power switch turn on and turn off respectively.

### 3.2. Pulse frequency modulation (PFM) control circuit

Fig. 12 (b) shows the implementation of PFM control circuit, it contains EA, VCO and non-overlap clock circuit. $\mathrm{V}_{\mathrm{C}}$ controls VCO to generate the switching frequency for SC array to transfer charge. According to system stability analysis at PFM operation in section 2, Table 4 summaries the GBW, $\omega_{\mathrm{p} 2}$ and $\omega_{\mathrm{z}}$ location at a $2-20 \mathrm{MHz}$ switching frequency.

VCO is the core control circuit at PFM operation. It is composed of current generator, CMP and D flip-flop. In one half cycle, $\mathrm{Q}=1, \mathrm{C}_{1}$ is charged to $V_{C 1}$ and $C_{2}$ is connected to ground, $D$ flip-flop reverses at $\mathrm{V}_{\mathrm{C} 1}>\mathrm{V}_{\text {REF3 }}$. In another half cycle, $\mathrm{Q}=0, \mathrm{C}_{2}$ is charged to $\mathrm{V}_{\mathrm{C} 2}$ and $\mathrm{C}_{1}$ is connected to ground, D flip-flop reverses at $\mathrm{V}_{\mathrm{C} 2}>\mathrm{V}_{\mathrm{REF} 3}$. The switching frequency $f_{S}$ can be expressed by:
$\mathrm{f}_{\mathrm{S}}=\frac{\mathrm{I}_{\text {OUT }}}{2 \mathrm{CV}_{\text {REF3 }}}$
where $I_{\text {OUt }}$ is the charging current to $\mathrm{C}_{1}$ or $\mathrm{C}_{2}$.
Fig. 13 shows the implementation of EA. The transistors $M_{P 3}, M_{P 4}$, $\mathrm{M}_{\mathrm{P} 5}$ and $\mathrm{M}_{\mathrm{P} 6}$ are switches. The transistors $\mathrm{M}_{\mathrm{N} 9}$ and $\mathrm{M}_{\mathrm{N} 10}$ are connected to input voltage. When $\mathrm{RST}=1, \mathrm{~V}_{\mathrm{REF} 1}$ is connected to the gate of the $\mathrm{M}_{\mathrm{N} 10}$, the $M_{P 3}$ and the $M_{P 4}$ turn on, the $M_{P 5}$ and the $M_{P 6}$ turn off, the amplifier works as the error amplifier at PFM operation. When $\mathrm{RST}=0, \mathrm{~V}_{\mathrm{REF} 2}$ is connected to the gate of the $\mathrm{M}_{\mathrm{N} 10}$, the $\mathrm{M}_{\mathrm{P} 5}$ and the $\mathrm{M}_{\mathrm{P} 6}$ turn on, the $\mathrm{M}_{\mathrm{P} 3}$ and the $M_{P 4}$ turn off, the amplifier works as the comparator at burst mode


Fig. 13. Proposed error amplifier.


Fig. 14. Proposed current generator.


Fig. 15. Burst mode control circuit.


Fig. 16. Switching frequency detection circuit.
operation. The same offset voltage guarantees operating stability for mode selection.

The current generator circuit is shown in Fig. 14. $\mathrm{V}_{\mathrm{C}}$ is connected to the gate of $M_{P 6}$, the top of the resistor $R_{S}$ is connected to the gate of the $\mathrm{M}_{\mathrm{P} 5}$, the bottom of the $\mathrm{R}_{\mathrm{S}}$ is connected to ground. System stability analysis is achieved with compensation $\mathrm{C}_{\mathrm{C} 1}$, the current $\mathrm{I}_{\mathrm{Vco}}$ can be expressed by:
$\mathrm{I}_{\mathrm{VCO}}=\frac{\mathrm{V}_{\mathrm{C}}}{\mathrm{R}_{\mathrm{S}}}$

### 3.3. Burst mode control circuit

Fig. 15 shows burst control circuit at light load. It consists of the ICMP, the VCMP, the RS flip-flop and the 2-bit divider. The ICMP is the current comparator. The VCMP is the amplifier shown in Fig. 13 at $\mathrm{RST}=0$. When $\mathrm{I}_{\mathrm{VCO}}<\mathrm{I}_{\mathrm{REF}}, \mathrm{RST}=0$, the control circuit turns off, the output voltage begins to decrease. When $\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\text {REF2 }}, \mathrm{RST}=1$, the VCO starts up, the output voltage begins to increase, the reference voltage $\mathrm{V}_{\mathrm{REF} 1}$ and $\mathrm{V}_{\mathrm{REF} 2}$ are 1.2 V and 1.15 V respectively.

The signal RST Delay avoids stopping converter. When $\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\text {REF2 }}$, VCO starts up and the $\mathrm{I}_{\mathrm{VCO}}$ is still smaller than the $\mathrm{I}_{\text {REF }}$, VCO need enough time to initialize before the ICMP starts up. The delay time can be expressed by:
$\mathrm{T}_{\text {Delay }}=\frac{1}{\mathrm{f}_{\mathrm{S}}}$

### 3.4. Adaptive switch width modulation (ASWM) circuit

The switch width is controlled through comparing reference switching frequency Clock_REF with switching frequency Clock and its

Table 5
Interval division of the input voltage range.

| Ratio | $2 / 3$ | $3 / 5$ | $1 / 2$ | $2 / 5$ |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{\text {IN }}(\mathrm{V})$ | $(2.0,2.2)$ | $(2.2,2.5)$ | $(2.5,3.3)$ | $(3.3,3.6)$ |


(a)

(b)

Fig. 17. (a) The die photo of the proposed SC DC-DC converter (b) The test PCB board.


Fig. 18. Measured performance at PFM operation.


Fig. 19. Measured performance at burst mode operation.


Fig. 20. Measured load transient waveform at dual mode operation.
fractional signals respectively. The FCMP is the switching frequency comparator, the Clock_REF is 2 MHz . Fig. 16 shows switching frequency detection circuit for adaptive switch width modulation.


Fig. 21. Measured power efficiency of the proposed SC DC-DC converter.

Table 6
Comparison with recently published SC DC-DC converter.

| Work | $\begin{aligned} & 2016 \\ & {[7]} \end{aligned}$ | $\begin{aligned} & 2016 \\ & \text { [12] } \end{aligned}$ | $\begin{aligned} & 2016 \\ & {[18]} \end{aligned}$ | $\begin{aligned} & 2012 \\ & {[19]} \end{aligned}$ | $\begin{aligned} & 2011 \\ & {[22]} \end{aligned}$ | This work |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Technology | 65 nm | 180 nm | 65 nm | 90 nm | 130 nm | 180 nm |
| Topology | 1/1,3/4 | 4/1 | 1/1,3/ | 2/3,1/ | 1/1,2/ | 2/3,3/ |
|  | $2 / 3$ |  | 4 | 3 | 3 | 5 |
|  |  |  | 2/3,1/ |  | $1 / 3$ | 1/2,2/ |
|  |  |  | 2 |  |  | 5 |
| $\mathrm{V}_{\text {IN }}(\mathrm{V})$ | 0.6-1.2 | 0.39-0.43 | 1.2 | 1.2 | 1.2/ | 2.0-3.6 |
|  |  |  |  |  | 0.3-1.1 |  |
| $\mathrm{V}_{\text {Out }}(\mathrm{V})$ | 0.6,0.8,1 | 1 | 0.6-1 | 0.755, | 0.3-1.1 | 1.2 |
|  |  |  |  | 0.32 |  |  |
| $\mathrm{f}_{\mathrm{S}}(\mathrm{Hz})$ | 13 M | 17M- | 12 M | NR | 500K- | 2M- |
|  |  | 23 M |  |  | 6.9 M | 20 M |
| $\mathrm{C}_{\mathrm{F}}$ | 675 pF | NR | 675 pF | 5 nF | 350 pF | 500 pF |
| Pout,Max | $800 \mu \mathrm{~W}$ | 1.1 mW | 1 mW | 1 mW | $230 \mu \mathrm{~W}$ | 2.4 mW |
| Peak efficiency | 80\% | 70\% | 83\% | 75.3\% | 80\% | 84.2\% |
| Output capacitor | off-chip | Off-chip | off- <br> chip | off- <br> chip | off-chip | on-chip |

## 4. Measured results

The proposed SC DC-DC converter has been fabricated in $0.18 \mu \mathrm{~m}$ CMOS process. The die photo of the proposed SC DC-DC converter with active area of $1017 \mu \mathrm{~m} \times 1041 \mu \mathrm{~m}$ and the test PCB board are shown in Fig. 17. Flying capacitance ( $\mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}$ and $\mathrm{C}_{4}$ ) is 500 pF MIM and output capacitance is 5 nF MOS (shown in Fig. 17 dotted box).

The output voltage of the proposed SC DC-DC converter is fixed at 1.2 V . According to conversion ratios, the interval division of the input voltage range is shown in Table 5 . A 50 mV hysteretic interval between two ratios is introduced to ensure stability of output voltage.

Fig. 18 shows the measured transient waveform at PFM operation. A 2 mA load current is given at a fixed 2.7 V input voltage. The output ripple is approximately 30 mV . The bias current of EA depends on switching frequency, the measured results show that the fast response time is achieved when load current changes. The load current range is $1.8-2 \mathrm{~mA}$ for a $2.0-3.6 \mathrm{~V}$ input voltage range at PFM operation.

Fig. 19 shows the measured transient waveform at burst mode operation. The load current is $200 \mu \mathrm{~A}$ and switching frequency is about 2 MHz when VCO turns on, output ripple is close to 90 mV . Burst mode realizes output regulation with discrete VCO operation. Improvement of the power efficiency and transient response are achieved at light load.

Fig. 20 shows measured load transient waveform at dual mode
operation. The load current Iout changes from 1.7 mA to $400 \mu \mathrm{~A}$, VCO operating condition can be detected by test signal RST. The measured results show that the converter operates normally from PFM to burst mode, and vice versa. The load current range is effectively extended at dual mode operation.

The switching losses and the conduction losses are dominant in the conventional SC DC-DC converter, the optimal power efficiency should consider both of them. Control losses seriously impacts power efficiency at light load. Fig. 21 shows measured power efficiency of the proposed SC DC-DC converter. The peak efficiency is as high as $84.2 \%$ from a 2.7 V input supply and 2 mA load current at ratio $=1 / 2$. Burst mode not only effectively enlarges load current range, but also reduces control losses for improving power efficiency. Improvements of 6\% for the average power efficiency is achieved with adaptive switch width modulation.

Table 6 shows a comparison with recently published SC DC-DC converter. Reconfigurable SC array is inevitable for a wide input/output voltage range. The proposed SC DC-DC converter achieves a $0-2 \mathrm{~mA}$ current range for a $2.0-3.6 \mathrm{~V}$ input voltage range, the power density is $2.4 \mathrm{~mW} / \mathrm{mm}^{2}$ for $84.2 \%$ peak power efficiency.

## 5. Conclusion

This paper presented the detailed design, the circuit implementation and the measured results for a step-down SC DC-DC converter. Firstly, a reconfigurable SC array has four conversion ratios for a $2.0-3.6 \mathrm{~V}$ input voltage range. Secondly, a dual mode control strategy is proposed for output regulation, PFM is adopted to complete small output voltage ripple at heavy load while burst mode is adopted to improve load transient and power efficiency at light load. Thirdly, ASWM is proposed to further improve power efficiency over the entire load range. The peak efficiency of the proposed SC DC-DC converter is $84.2 \%$ from a 2.7 V input voltage supply at a load current of 2 mA . In conclusion, this paper proposed a high performance SC DC-DC converter for ultra-low power portable devices.

## Acknowledgments

This work was supported by the National Natural Science Foundation of China (No. 61574103, U1709218), and the Key Research and Development Program of Shaanxi Province (2017ZDXM-GY-006).

## References

[1] M.D. Seeman, S.R. Sanders, Analysis and optimization of switched-capacitor DC-DC converters, Power Electron. IEEE Trans. 23 (2) (2006) 841-851.
[2] L. Chang, R.K. Montoye, B.L. Ji, et al., A fully-integrated switched-capacitor $2: 1$ voltage converter with regulation capability and $90 \%$ efficiency at $2.3 \mathrm{~A} / \mathrm{mm} 2$, in: Vlsi Circuits, IEEE, 2010, pp. 55-56.

3] G.V. Pique, A 41-phase switched-capacitor power converter with 3.8 mV output ripple and $81 \%$ efficiency in baseline 90 nm CMOS, in: Solid-state Circuits Conference Digest of Technical Papers, IEEE, 2012, pp. 98-100.
[4] S. Bang, D. Blaauw, D. Sylvester, A successive-approximation switched-capacitor DC-DC converter with resolution of, for a wide range of input and output voltages, IEEE J. Solid State Circ. 51 (2) (2016) 543-556.
[5] Y. Lu, J. Jiang, W.H. Ki, A multiphase switched-capacitor DC-DC converter ring with fast transient response and small ripple, IEEE J. Solid State Circ. 52 (2) (2017) 579-591.
[6] Y.K. Ramadass, A.A. Fayed, A.P. Chandrakasan, A fully-integrated switchedcapacitor step-down DC-DC converter with digital capacitance modulation in 45 nm CMOS, Solid-State Circuits IEEE J. 45 (12) (2010) 2557-2565.
[7] D. Kilani, M. Alhawari, B. Mohammad, et al., An efficient switched-capacitor DC-DC buck converter for self-powered wearable electronics, IEEE Trans. Circuits Syst. I: Reg. Pap. 63 (10) (2016) 1557-1566.
[8] D. Kilani, B. Mohammad, H. Saleh, et al., Digital pulse frequency modulation for switched capacitor DC-DC converter on 65 nm process, in: IEEE International Conference on Electronics, Circuits and Systems, IEEE, 2014, pp. 642-645.
[9] W.C. Chen, D.L. Ming, Y.P. Su, et al., A wide load range and high efficiency switched-capacitor DC-DC converter with pseudo-clock controlled load-dependent frequency, IEEE Trans. Circuits Syst. I Reg. Pap. 61 (3) (2014) 911-921.
[10] C.L. Wei, M.H. Shih, Design of a switched-capacitor DC-DC converter with a wide input voltage range, IEEE Trans. Circuits Syst. I Reg. Pap. 60 (6) (2013) 1648-1656.
[11] L.G. Salem, P.P. Mercier, A recursive switched-capacitor DC-DC converter achieving, ratios with high efficiency over a wide output voltage range, Solid-State Circuits IEEE J. 49 (12) (2014) 2773-2787.
[12] S. Mondal, R. Paily, An efficient on-chip switched-capacitor-based power converter for a microscale energy transducer, IEEE Trans. Circuits Syst. II Express Briefs 63 (3) (2016) 254-258.
[13] L.G. Salem, P.P. Mercier, A 45-ratio recursively sliced series-parallel switchedcapacitor DC-DC converter achieving 86\% efficiency, in: Custom Integrated Circuits Conference, IEEE, 2014, pp. 1-4.
[14] M.D. Seeman, V.W. Ng, H.P. Le, et al., A comparative analysis of SwitchedCapacitor and inductor-based DC-DC conversion technologies, in: Control and Modeling for Power Electronics, IEEE, 2010, pp. 1-7.
[15] T.M. Andersen, A sub-ns response on-chip switched-capacitor DC-DC voltage regulator delivering $3.7 \mathrm{~W} / \mathrm{mm} 2$ at $90 \%$ efficiency using deep-trench capacitors in 32nm SOI CMOS, in: IEEE International Solid-State Circuits Conference Digest of Technical Papers, 2014, pp. 90-91.
[16] I. Vaisband, M. Saadat, B. Murmann, A closed-loop reconfigurable switchedcapacitor DC-DC converter for sub-mW energy harvesting applications, IEEE Trans. Circuits Syst. I Reg. Pap. 62 (2) (2015) 385-394.
[17] H.F. Nurhuda, Y. Yang, W.L. Goh, A three-topology based, wide input range switched-capacitor DC-DC converter with low-ripple and enhanced load line regulations, in: International Symposium on Integrated Circuits, IEEE, 2014, pp. 13-16.
[18] D. Kilani, M. Alhawari, B. Mohammad, et al., An $83 \%$ efficiency, 0.6 V to 1 V output switched-capacitor DC-DC converter for micro-watt power applications, in: IEEE, International Midwest Symposium on Circuits and Systems, IEEE, 2017, pp. 1-4.
[19] N.D. Clercq, T.V. Breussegem, W. Dehaene, et al., Dual-output capacitive DC-DC converter with power distribution regulator in 90 nm CMOS, in: Esscirc, IEEE, 2012, pp. 169-172.
[20] A. Sarafianos, M. Steyaert, Fully integrated wide input voltage range capacitive DCDC converters: the folding dickson converter, IEEE J. Solid State Circ. 50 (7) (2015) 1560-1570.
[21] V. Ng, S. Sanders, A 92\%-efficiency wide-input-voltage-range switched-capacitor DC-DC converter, in: IEEE International Solid-state Circuits Conference, IEEE, 2012, pp. 282-284.
[22] H.O. Alterkawi, M. Sawan, Y. Savaria, A low-power asynchronous step-down DC-DC converter for implantable devices, IEEE Trans. Biomed. Circuits Syst. 5 (3) (2011) 292-301.


[^0]:    * Corresponding author. School of Microelectronics, Xidian University, 2 South Taibai Road, Xi'an, Shaanxi, 710071, PR China.

    E-mail addresses: lxliu@mail.xidian.edu.cn (L. Liu), 526356311@qq.com (H. Chen), hty9981@gmail.com (T. Hua), jcmu@stu.xidian.edu.cn (J. Mu), zhuzhangming@xidian.edu.cn (Z. Zhu), ytyang@xidian.edu.cn (Y. Yang).

