

# MMI-Based Simultaneous All-Optical XOR–NAND–OR and XNOR–NOT Multilogic Gate for Phase-Based Signals

Shahram Mohammadnejad, Zahra Farrokhi Chaykandi, and Ali Bahrami

**Abstract**—We propose a novel design to simultaneously access various optical logic functions from different output ports. Logical values of inputs and outputs are defined in phase and intensity area of light, respectively. The proposed structure is composed of one multimode interference waveguide with the ultrasmall size of  $2.5 \mu\text{m} \times 21 \mu\text{m}$ . Three output ports of proposed structure offer XOR, NAND, and OR logic functions. In addition, XNOR and NOT logic gates are realized by considering some changes in the conditions. Beam propagation method has been utilized to accomplish the simulations of light propagation. Simulation results of structure in whole C-band show that the maximum insertion loss is  $-0.14 \text{ dB}$  and the least contrast ratio achieved for XOR, NAND, OR, XNOR, and NOT logic functions are  $26, 24.7, 25.9, 26$ , and  $25 \text{ dB}$ , respectively.

**Index Terms**—Beam propagation method, semi binary-phase-shift-keyed, optical logic gate, multimode interference.

## I. INTRODUCTION

OPTICAL devices have been providing the groundwork for the emergence of ultra-fast systems and networks. However, general-purpose all-optical elements are still a long way off. Among such optical components, optical logic gates play a vital role in signal processing missions like packet switching or decision making. A variety of techniques identified for conventional information conversions has led to remarkable progress in design of logic gates. In on-off keyed (OOK) signals, data is carried on light intensity. As these format signals can be directly launched into devices, they have attracted much attention from researchers and have been demonstrated in optical logic gates through highly nonlinear fibers (HNLF) [1], microring resonators [2], photonic crystals [3] and multi-mode interference (MMI) waveguides [4]. Nonetheless, phase-based formats like differential and binary phase-shift-keyed (PSK) formats have the advantage of designing the devices which benefit from better optical signal-to-noise ratio (OSNR) and nonlinearity tolerance as compared to OOK form and have been successfully demonstrated in semiconductor optical amplifiers (SOAs) [5], [6],

Manuscript received July 5, 2014; revised October 20, 2014; accepted October 22, 2014. Date of publication October 30, 2014; date of current version November 7, 2014.

S. Mohammadnejad and A. Bahrami are with the Nanophotonics Research Center, Electrical and Electronics Engineering Department, Iran University of Science and Technology, Tehran 16846-13114, Iran (e-mail: shahramm@iust.ac.ir, abahrami@iust.ac.ir).

Z. Farrokhi Chaykandi is with Semiconductors laboratory, Department of Electrical and Electronics Engineering, Amirkabir University of Technology, Tehran, Iran (e-mail: z.farrokhi@aut.ac.ir).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/JQE.2014.2365736

photonic crystals [7], and MMI-based structures [8], [9]. Although there are some valuable reports on the implementation of simultaneous logic gates, however the achieved simultaneities are mostly limited to intensity-based structures all of which realize two complementary logic functions (NOT and XOR/XNOR [10], OR/NOR and AND/NAND [11]).

In this paper, for the first time, we propose a simultaneous three-function optical logic gate without any idle output port. The phase-based format signal is employed in order to avoid nonlinearity-involved process required for simultaneous operations. In order to cover three different logic functions, the phase difference in inputs is  $2\pi/3$ . The device contains one silicon-silica MMI-based waveguide which supports large bandwidth and data transfer rate. The structure simultaneously provides XOR, NAND, and OR logic functions in different output ports. Also, by some replacements in the input conditions, the other simultaneous logic functions XNOR and NOT are achievable. This is a promising method not only for preventing power loss occurring in idle output ports, but also for compact integration with low power consumption.

In Section 2 we explain a background of MMI principle and present the proposed structure. In section 3 we approach into the design of simultaneous logic functions. Then in section 4, performance of structure is verified by BPM. In section 5, we conclude prospective features of the proposed design.

## II. PROPOSED MMI STRUCTURE

Multi-mode interference mechanism leads to the production of multiple images repeated at certain distances along propagation direction referred to as self-imaging phenomena. Based on general interference, first  $N$ -fold images of input light with the same amplitudes of  $1/N^{1/2}$  are formed at a distance of [12]:

$$L = \frac{3L_\pi}{N}, \quad N \geq 1 \quad (1)$$

The beat length  $L_\pi$ , coupling length of two first order modes, is defined as  $L_\pi = 4n_r W_e^2 / (3\lambda_0)$ , where  $n_r$ ,  $W_e$  and  $\lambda_0$  are the core refractive index, MMI effective width and free-space wavelength, respectively.  $W_e$  is defined as  $W_e = W_{MMI} + (\lambda_0/\pi) (n_r^2 - n_c^2)^{-1/2}$  for TE mode, where  $W_{MMI}$  is the width of multimode region. In an  $N \times N$  MMI-waveguide, the phases of optical output signals are given by [12]:

$$\varphi_{ij} = \pi + \frac{\pi}{4N} (j-i)(2N-j+i) \quad \text{for } i+j \text{ even} \quad (2)$$

$$\varphi_{ij} = \frac{\pi}{4N} (j+i-1)(2N-j-i+1) \quad \text{for } i+j \text{ odd} \quad (3)$$




Fig. 1. Schematic of MMI-based simultaneous multi-logic gate structure.




Fig. 2. Insertion loss spectrum in C-band.

where  $i = 1, 2, \dots, N$  and  $j = 1, 2, \dots, N$  are bottom-up numbered input and top-down numbered output access waveguides, respectively.

The proposed structure of MMI-based all-optical multi-logic gate is presented in Figure 1. The structure is composed of one MMI waveguide. There are two logical inputs  $A_1$  and  $A_2$ , one reference input  $R$  and three output ports  $B_1$ ,  $B_2$  and  $B_3$  corresponded to output logical functions. The employed materials for cladding and core layers are  $\text{SiO}_2$  and Si with the refractive indices of  $n_c = 1.46$  and  $n_r = 3.48$ , respectively. For the wavelength of 1550 nm, the multi-mode waveguide has the width and length of  $W_{\text{MMI}} = 2.5 \mu\text{m}$  and  $L_{\text{MMI}} = 21.1 \mu\text{m}$ , respectively. Lateral access waveguides are located at lateral distance of  $\pm W_e/3$  with respect to the center of MMI waveguide in order to obtain 3-fold images. The width of single mode access ports is  $W_a = 0.4 \mu\text{m}$ . To optimize transmission characteristics, tapered waveguides with  $W_t = 0.65 \mu\text{m}$  and  $L_t = 1.5 \mu\text{m}$  have been considered in access points.

Insertion loss spectrum of the structure is shown in Fig. 2. Insertion loss of the input port  $i$  is defined as

$$I.L._i = 10 \log_{10} \frac{P_{B1} + P_{B2} + P_{B3}}{P_{Ai}} \quad (4)$$


where  $P_{Bj}$  is the light power of  $j^{\text{th}}$  output port and  $P_{Ai}$  is the input power of  $i^{\text{th}}$  input port. Maximum insertion loss in whole C-band is  $-0.14 \text{ dB}$ .

### III. DESIGN CHARACTERISTICS

We assume polarizations of input lights are the same. As from (2) and (3), the relationship between complex input and output fields of a  $3 \times 3$  MMI coupler can be

TABLE I  
EXPECTED GROUP OUTPUTS FOR SIMULTANEOUS  
XOR, NAND, AND OR LOGIC FUNCTIONS

Logical Inputs	Logical Outputs				
	$A_1$	$A_2$	XOR $B_1$	NAND $B_2$	OR $B_3$
0	0	0	0	1	0
0	1	0	1	1	1
1	0	0	1	1	1
1	1	0	0	0	1

Fig. 3. Conversion efficiency when  $\varphi_r = 0$  and  $\varphi_{a1} = 0$  for  $\lambda = 1550 \text{ nm}$ .

presented as

$$\frac{1}{\sqrt{3}} \begin{bmatrix} e^{-j\frac{\pi}{3}} & e^{j\frac{2\pi}{3}} & e^{j\pi} \\ e^{j\frac{2\pi}{3}} & e^{j\pi} & e^{j\frac{2\pi}{3}} \\ e^{j\pi} & e^{j\frac{2\pi}{3}} & e^{-j\frac{\pi}{3}} \end{bmatrix} \begin{bmatrix} A_1 \\ A_2 \\ R \end{bmatrix} = \begin{bmatrix} B_1 \\ B_2 \\ B_3 \end{bmatrix} \quad (5)$$

with  $R = re^{j\varphi_r}$ ,  $A_i = a_i e^{j(\varphi_{ai} + \varphi_r)}$ , and  $B_i = b_i e^{j(\varphi_{bi} + \varphi_r)}$ , where  $\varphi_r$  is reference light phase and also  $\varphi_{ai}$  and  $\varphi_{bi}$  are relative phases of  $A_i$  and  $B_i$  with respect to the reference light, respectively.

Since we have considered three output ports, it is possible to access three functions like XOR, NAND and OR logics from output ports  $B_1$ ,  $B_2$  and  $B_3$  at the same time. In order to obtain simultaneous logic functions, all of the output ports ought to be considered as a unit. Table I presents the expected group of logical outputs for XOR, NAND and OR functions.

As can be seen in Table I, in order to achieve the mentioned logics at the same time, four sets of desired outputs exist. By assuming the absence of light as logic 0 and presence of light as logic 1, for attaining the set of 0:1:0 respectively for  $B_1:B_2:B_3$  light should be absent in outputs  $B_1$  and  $B_3$ . Assuming same polarization and intensity for all input lights, one possible way of attaining  $B_1 = 0$  is through phase expressions derived from (5) as follows:

$$(\pi + \varphi_r) - \left( \frac{2\pi}{3} + \varphi_{a2} + \varphi_r \right) = \frac{2\pi}{3} \quad (6)$$

$$\left( \frac{2\pi}{3} + \varphi_{a2} + \varphi_r \right) - \left( \frac{-\pi}{3} + \varphi_{a1} + \varphi_r \right) = \frac{2\pi}{3} \quad (7)$$




Fig. 4. BPM-simulated light intensity profile of proposed structure for  $\varphi_r = 0$ , and a)  $\varphi_{a1} = 0, \varphi_{a2} = 5\pi/3$  b)  $\varphi_{a1} = 0, \varphi_{a2} = \pi$  c)  $\varphi_{a1} = 2\pi/3, \varphi_{a2} = 5\pi/3$  d)  $\varphi_{a1} = 2\pi/3, \varphi_{a2} = \pi$ .

TABLE II  
PERFORMANCE OF SIMULTANEOUS MULTI-LOGIC GATE INVOLVING BPM-SIMULATED RESULTS  
OF FUNCTIONS XOR, NAND AND OR

Logic A <sub>1</sub>	Logic A <sub>2</sub>	Inputs			Outputs						Fig. 4	
		$\varphi_r$	$\varphi_{a1}$	$\varphi_{a2}$	B <sub>1</sub> (XOR)		B <sub>2</sub> (NAND)		B <sub>3</sub> (OR)			
					logic	$\eta(\%)$	logic	$\eta(\%)$	logic	$\eta(\%)$		
0	0	0	0	$5\pi/3$	0	0.07	1	98.7	0	0.07	a	
0	1	0	0	$\pi$	1	32.8	1	33.6	1	32.8	b	
1	0	0	$2\pi/3$	$5\pi/3$	1	34.8	1	31.5	1	32.3	c	
1	1	0	$2\pi/3$	$\pi$	0	0.002	0	0.07	1	98.5	d	

Therefore if we assume  $\varphi_r = 0$ , input phases are estimated as  $\varphi_{a1} = 0$  and  $\varphi_{a2} = 5\pi/3$ . It is evident from (5) that these conditions cause  $B_3 = 0$  as well. Therefore, provided that phases of input lights A<sub>1</sub> and A<sub>2</sub> are 0 and  $5\pi/3$  respectively, there will be no light at both output ports B<sub>1</sub> and B<sub>3</sub>. It is clear that there are other circumstances which will result in  $B_1 = 0$  as follows:

$$(\pi + \varphi_r) - \left( \frac{-\pi}{3} + \varphi_{a1} + \varphi_r \right) = \frac{2\pi}{3} \quad (8)$$

$$\left( \frac{-\pi}{3} + \varphi_{a1} + \varphi_r \right) - \left( \frac{2\pi}{3} + \varphi_{a2} + \varphi_r \right) = \frac{2\pi}{3} \quad (9)$$

In this case, the input phases can be changed as  $\varphi_{a1} = 2\pi/3$  and  $\varphi_{a2} = \pi$ . These conditions also gain  $B_3 = 0$  simultaneously. This means that when phases of A<sub>1</sub> and A<sub>2</sub> are considered to be  $2\pi/3$  and  $\pi$  respectively, output lights from B<sub>1</sub> and B<sub>2</sub> become zero. Hence, in order to fulfill the requirements of Table I, phase of input lights A<sub>1</sub> and A<sub>2</sub> for the logics 0:1 are  $0:2\pi/3$  and  $5\pi/3:\pi$ , respectively. It is obvious that specified conditions satisfy the other two group outputs. In practice there may be anphase error between inputs and reference light. The phase (input) to

intensity (output) conversion efficiency of structure is assessed in Fig. 3. Conversion efficiency is defined as

$$\eta = \frac{P_{Bi}}{P_{Bimax}} \times 100 \quad \text{for } i = 1, 2, 3 \quad (10)$$

where  $P_{Bi}$  and  $P_{Bimax}$  are the power and maximum power of  $i$ 'th output, respectively.

#### IV. SIMULATION RESULTS

Beam propagation method (BPM) is applied to verify the performance of the structure under the defined circumstances.

Simulation results of proposed simultaneous multi-function logic gate are shown in Fig. 4. The performance of the design is indicated in Table II. The phases of inputs A<sub>1</sub> and A<sub>2</sub> for logics 0:1 are  $0:2\pi/3$  and  $5\pi/3:\pi$ ; phases of inputs A<sub>1</sub> and A<sub>2</sub> for logics 0:1 are  $0:2\pi/3$  and  $5\pi/3:\pi$ , respectively. If we assume the absence of light as logic 0 and the presence of light as logic 1, from Table II can be seen that output ports B<sub>1</sub>, B<sub>2</sub> and B<sub>3</sub>, respectively, function as XOR, NAND and OR logics simultaneously. Note that the reference phase is assumed to be zero; otherwise  $\varphi_r$  should be added to phases. Output light power can also be verified from Figure 3 when

TABLE III  
REALIZATION OF XNOR AND NOT LOGICS BY EXCHANGING THE INPUT CONDITIONS

Logic A <sub>1</sub>	Logic A <sub>2</sub>	Inputs			Logic Outputs			Fig. 4
		φ <sub>r</sub>	φ <sub>a1</sub>	φ <sub>a2</sub>	B <sub>1</sub> (XNOR)	B <sub>2</sub> (NOT A <sub>1</sub> )	B <sub>3</sub> (NOT A <sub>2</sub> )	
0	0	0	0	π	1	1	1	b
0	1	0	0	5π/3	0	-	0	a
1	0	0	2π/3	π	0	0	-	d
1	1	0	2π/3	5π/3	1	-	-	c




Fig. 5. The on-off logic-level contrast ratio of logic functions XOR, NAND, OR, XNOR and NOT, in C-band wavelengths.

the phase difference between the input lights A<sub>1</sub> and A<sub>2</sub> are π or +5π/3. Moreover, as can be seen, for the cases in which we have simultaneously two logic 0 with one logic 1 (φ<sub>a2</sub> = π/3), and simultaneously three logic 1 (φ<sub>a2</sub> = π) in outputs, the phase difference is 2π/3.

By reconsideration of results shown in Table II, XNOR and NOT logic functions are also achievable by exchanging the order of group outputs. Table III shows the realization conditions of XNOR and NOT logic gates. By changing corresponding phases of logics 0:1 of input A<sub>2</sub> from 5π/3:π to π:5π/3 XNOR and NOT functions are realized. As the NOT function is defined for one input, with the aim of accessing NOT logic of one input, the other logic input is supposed to be zero. This means that the output B<sub>2</sub> will work as NOT logic of A<sub>1</sub>, assuming φ<sub>a2</sub> = π. In addition, if φ<sub>a1</sub> = 0, the output B<sub>3</sub> will be NOT logic of A<sub>2</sub>. Hence, in addition to XOR, NAND and OR logics, XNOR and NOT logic functions are realized. One of the main parameters which can show the performance of logic structures is the on-off logic-level contrast ratio which can be defined as:

$$C.R. = 10 \log_{10} \frac{P_1}{P_0} \quad (11)$$

where P<sub>0</sub> and P<sub>1</sub> are the output powers corresponding to the worst logic 0 and 1 of a logic function, respectively. Figure 5 shows contrast ratio spectrum for each of the logic functions in whole C-band. As can be seen in Fig. 5, the least on-off contrast ratio of XOR, NAND, OR, XNOR and

NOT logics are, respectively, 26.0 dB, 24.7 dB, 25.9 dB, 26.0 dB, 25.1 dB and 26.0 dB. For λ = 1550 nm, the corresponding contrast ratios are 26.4 dB, 26.0 dB, 26.6 dB, 26.4 dB, 26.3 dB and 26.4 dB.

## V. CONCLUSION

We have established a method in order to design a simultaneous multi-logic gate in which each output port functions as an expected operation and there is no power loss in idle ports. Benefiting from phase-based format, we propose XOR, NAND and OR logic functions packed in one MMI-Based structure. In addition, through the replacement of current phase terms we are capable of demonstrating the other set of logical functions XNOR and NOT. Applying BPM, least On-Off level contrast ratio for XOR, NAND, OR, XNOR, and NOT logic functions is obtained 26.0 dB, 24.7 dB, 25.9 dB, 26.0 dB, 25.0 dB and 26.0 dB, respectively. For obtaining a constant level of intensity in output, a limiting amplifier like an SOA with a saturated gain in output can be considered. This proposal is a targeted approach into the design of future signal processing networks equipped with efficient ultra-compact devices.

## REFERENCES

- [1] J. Qiu, K. Sun, M. Rochette, and L. R. Chen, "Reconfigurable all-optical multilogic gate (XOR, AND, and OR) based on cross-phase modulation in a highly nonlinear fiber," *IEEE Photon. Technol. Lett.*, vol. 22, no. 16, pp. 1199–1201, Aug. 15, 2010.
- [2] L. Li and J. Sun, "Theoretical investigation of phase-based all-optical logic gates based on AlGaAs microring resonators," *J. Modern Opt.*, vol. 59, no. 13, pp. 1149–1153, Mar. 2012.
- [3] Y. J. Jung *et al.*, "Reconfigurable all-optical logic AND, NAND, OR, NOR, XOR and XNOR gates implemented by photonic crystal nonlinear cavities," in *Proc. 9th CLEO/PACIFIC RIM*, Shanghai, China, Aug. 2009, pp. 1–2.
- [4] A. J. Whang and S.-M. Chao, "Multimode interference all-optical logic gates via partially nonlinear propagation region," *Opt. Rev.*, vol. 10, no. 5, pp. 346–351, Aug. 2003.
- [5] J. Xu, X. Zhang, Y. Zhang, J. Dong, D. Liu, and D. Huang, "Reconfigurable all-optical logic gates for multi-input differential phase-shift keying signals: Design and experiments," *J. Lightw. Technol.*, vol. 27, no. 23, pp. 5268–5275, Dec. 1, 2009.
- [6] A. Rostami, H. Nejad, R. M. Qartavol, and H. R. Saghai, "Tb/s optical logic gates based on quantum-dot semiconductor optical amplifiers," *IEEE J. Quantum Electron.*, vol. 46, no. 3, pp. 354–360, Mar. 2010.
- [7] W. Liu, D. Yang, G. Shen, H. Tian, and Y. Ji, "Design of ultra compact all-optical XOR, XNOR, NAND and OR gates using photonic crystal multi-mode interference waveguides," *Opt. Laser Technol.*, vol. 50, pp. 55–64, Sep. 2013.
- [8] Y. Ishizaka, Y. Kawaguchi, K. Saitoh, and M. Koshiba, "Design of optical XOR, XNOR, NAND, and OR logic gates based on multi-mode interference waveguides for binary-phase-shift-keyed signal," *J. Lightw. Technol.*, vol. 29, no. 18, pp. 2836–2846, Sep. 15, 2011.

- [9] S. Mohammadnejad, Z. FarrokhiChaykandi, and A. Bahrami, "Ultra-compact optical XOR, XNOR, NAND, OR and NOT multi-function logic gate in a multi-mode interference waveguide for binary phase shift keyed signals," unpublished.
- [10] Y. Tian *et al.*, "Proof of concept of directed OR/NOR and AND/NAND logic circuit consisting of two parallel microring resonators," *Opt. Lett.*, vol. 36, no. 9, pp. 1650–1652, May 2011.
- [11] L. Li and J. Sun, "Theoretical investigation of phase-based all-optical NOT, XOR and XNOR logic gates based on AlGaAs microring resonators," *J. Modern Opt.*, vol. 59, no. 9, pp. 809–813, Mar. 2012.
- [12] M. Bachmann, P. A. Besse, and H. Melchior, "General self-imaging properties in  $N \times N$  multimode interference couplers including phase relations," *Appl. Opt.*, vol. 33, no. 18, pp. 3905–3911, 1994.



**Shahram Mohammadnejad** received the B.Sc. degree in electrical engineering from the University of Houston, Houston, TX, USA, in 1981, and the M.Sc. and Ph.D. degrees in semiconductor material growth and lasers from Shizuoka University, Shizuoka, Japan, in 1990 and 1993, respectively. He invented the PbS<sub>x</sub>S<sub>1-x</sub> laser for the first time in 1992. He has authored over 300 scientific papers and books. His research interests include semiconductor material growth, quantum electronics, semiconductor devices, optoelectronics, nanoelectronics, and lasers. He is a Scientific Committee Member of the Iranian Conference of Electrical Engineering and Photonics, and a member of the Institute of Engineering and Technology (IET) and IET-CEng. He has been the Director of the *Iranian Journal of Electrical and Electronic Engineering* of the Iran University of Science and Technology (IUST), Tehran, Iran, for several years, and is also an Editorial Board Member for several international scientific magazines.

Prof. Mohammadnejad has received many awards from many Iranian and international high-ranking officials for his devoted scientific activities. He is currently an Active Professor with IUST, where he has established and is directing the Nanophotonics Research Center.



**Zahra Farrokhi Chaykandi** was born in Tabriz, Iran. She received the B.Sc. degree in electronics engineering from the Iran University of Science and Technology, Tehran, Iran, in 2013. She is currently pursuing the M.Sc. degree in electronics engineering with the Amirkabir University of Technology, Tehran.

Her current research interests include photonic integrated circuits and fabrication processes.



**Ali Bahrami** was born in Naghadeh, Iran. He received the B.Sc. degree in electrical engineering from Urmia University, Urmia, Iran, in 2007, the M.Sc. degree in electronics engineering from the University of Tabriz, Tabriz, Iran, in 2009, and the Ph.D. degree from the Iran University of Science and Technology, Tehran, Iran, in 2014. His research interests include semiconductor optoelectronic devices and optical integrated circuits.