ARTICLE IN PRESS

Computer Communications xxx (2016) xxx-xxx

computer communications



Q1

Contents lists available at ScienceDirect

Computer Communications

journal homepage: www.elsevier.com/locate/comcom

Pragmatic router FIB caching

Kaustubh Gadkari*, M. Lawrence Weikum, Dan Massey, Christos Papadopoulos

Q2 Department of Computer Science, Colorado State University, Fort Collins, CO, United States

ARTICLE INFO

Article history: Received 19 September 2015 Revised 7 February 2016 Accepted 13 February 2016 Available online xxx

Keywords: Computer networks Network architecture

ABSTRACT

Several recent studies have shown that router FIB caching offers excellent hit rates with cache sizes that are an order of magnitude smaller than the original forwarding table. However, hit rate alone is not sufficient – other performance metrics such as memory accesses, robustness to cache attacks, queuing delays from cache misses, etc., should be considered before declaring FIB caching viable.

In this paper we tackle several pragmatic questions about FIB caching. We characterize cache performance in terms of memory accesses and delay due to cache misses. We study cache robustness to pollution attacks and show that in order to evict the most popular prefixes an attacker must sustain packet rates higher than the link capacity. We show that caching was robust even during a recent flare of NTP attacks. We carry out a longitudinal study of cache hit rates over four years and show the hit rate is unchanged over that duration. We characterize cache misses to determine which services are impacted by FIB caching, We conclude that FIB caching is viable by several metrics, not just impressive hit rates.

© 2016 Published by Elsevier B.V.

1 1. Introduction

03 04

The growth of forwarding table (FIB) sizes, fueled by factors 2 such as multi-homing, traffic engineering, deaggregation and the 3 adoption of IPv6 has led to a renewed interest in FIB caching meth-4 5 ods. Past work (including ours) has shown repeatedly that there is significant traffic locality in the Internet that makes FIB caching 6 beneficial. However, FIB caching has not been implemented to 7 practice. Part of the reason might be that past work has focused on 8 demonstrating that FIB caching is beneficial, leaving several prac-9 10 tical and engineering questions unanswered. These include questions like how should the cache be implemented in a modern line 11 card? Who suffers most from cache misses and how? How long 12 13 does it take for a miss to be serviced? What are the memory band-14 width requirements for cache updates? How easily can one attack 15 the cache? In this paper we address such practical questions and show that FIB caching is not only highly beneficial, but also very 16 practical. We hope that our work answers important engineering 17 questions and leads to renewed interest in building routers with 18 caches. 19

Is FIB caching still relevant? Can't Cisco already support a million entries in their line cards? Opinions range from "it's not an issue" to "the sky is falling". We do not attempt to take a position in

* Corresponding author. +1 9702611699. E-mail addresses: kaustubh@cs.colostate.edu (K. Gadkari), lawrencemq@gmail.com (M.L. Weikum), massey@cs.colostate.edu (D. Massey), christos@cs.colostate.edu (C. Papadopoulos).

http://dx.doi.org/10.1016/j.comcom.2016.02.006 0140-3664/© 2016 Published by Elsevier B.V. this debate but seek only to inform. There are recent trends, however, that make the matter worth revisiting. One is the slow but steady growth of IPv6, which steadily adds more prefixes in the FIB. Another is the quest to build a Tb/s forwarding chip, which, for packaging reasons, will have limited on-chip memory, a perfect candidate for a cache. 28

In summary, we make the following contributions:

- We classify packets that cause cache misses according to their type and protocol.
- We evaluate the effect of cache misses on delay and buffer utilization.
- We evaluate the effect of caching on memory bandwidth requirements.
- We examine the behavior of the system under a cache pollution attack by someone who wants to replace popular with unpopular prefixes.

To achieve fast cache updates we propose an architecture that 39 includes a *cacheable FIB* i.e. a FIB that does not suffer from the 40 cache hiding problem (explained later). The cacheable FIB is derived from the standard FIB.

Briefly, our results are as follows: first, we confirm past observations that FIB caching is effective: with a cache size of 10K entries hit rates are in excess of 99.5%. Second, our classification of cache misses shows that NTP and DNS queries are the main culprits of cache misses. Not surprisingly, TCP control packets (SYNs, SYNACKs, FINs, FINACKs and RSTs) account for 70% of the TCP misses. Data packets cause approximately only a third of the

Please cite this article as: K. Gadkari et al., Pragmatic router FIB caching, Computer Communications (2016), http://dx.doi.org/10.1016/j.comcom.2016.02.006

36

37

38

K. Gadkari et al./Computer Communications xxx (2016) xxx-xxx

misses. Third, we show that very few packets need to be queued 50 51 due to cache misses and they suffer insignificant queuing delays. Finally, we show that a cache recovers quickly when subjected to 52 53 cache pollution attacks aiming to replace cache entries with unpopular prefixes. In our datasets, an attacker must send 1.2 billion 54 packets/s over a 10G link to effectively disrupt the cache. 55

Our data comes from a regional ISP and thus our observations 56 are mainly from the edge of the network. However, our study can 57 58 easily be repeated for the network core by someone with access to the appropriate packet traces. 59

60 The rest of the paper is organized as follows. Section 2 intro-61 duces previous work that has looked into FIB scaling methods. In Section 3 we introduce our FIB caching solution. In Section 4 62 63 we introduce the cache hiding problem. Next, we introduce our hole filling algorithm and evaluate it in Section 4.1. In Section 5 64 we describe the datasets used in our evaluation. We evaluate LRU 65 caches in Section 6 and the effect of cache misses in Section 7. In 66 Section 8 we evaluate the robustness of our caching system when 67 68 it is being attacked. Finally, we conclude in Section 9.

2. Related work 69

Approaches to reduce the FIB size have been studied for more 70 71 than a decade [3,6,8,10,13,17,18,23,25,29]. These approaches fall into two broad categories - caching-based and aggregation-based ap-72 proaches. Our work is independent of FIB aggregation techniques 73 74 and hence we do not discuss these approaches in this work. There 75 are other approaches that achieve FIB size reduction by reducing the RIB size [7,20,28]. We believe that our work is complementary 76 to this work and the reduction of the RIB size will result in a more 77 dramatic decrease in the cache size. 78

79 The idea of using route caching was first proposed by Feldmeier in 1988 [8], which was further extended by Kim et al. in [13]. 80 81 Kim et al. introduce the cache hiding problem (discussed further in Section 4). To solve the cache hiding problem, the approach in 82 [13] splits the IPv4 address space into the constituent /24 prefixes. 83 Other approaches to handling the cache hiding problem include 84 85 treating related prefixes as an atomic block so that all cache oper-86 ations (insertion, lookup and deletion) are carried out on the block as a whole, using a complicated data structure with on-the-fly 87 computation to remove interdependencies between prefixes [15] or 88 using genetic algorithms to allow the cache policy to evolve while 89 90 tracking the heavy hitter flows [27]. In this paper, we propose a hole filling algorithm to address the cache hiding problem, similar 91 to the method proposed in [16]. While the algorithm presented in 92 [16] generates the needed most-prefix on a per-packet basis, thus 93 incurring a per packet cost, our algorithm pre-computes the pre-94 95 fix to add. By adding these extra prefixes, we ensure that there are 96 no overlapping prefixes in the FIB. Consequently, a packet hitting a 97 prefix not in the cache will cause the correct route to be fetched from the full FIB, instead of an incorrect longest prefix match with 98 99 a covering prefix already in the cache. We discuss this algorithm in 100 Section 4.1. We show that the number of extra prefixes added to the FIB is only a small fraction of the total number of FIB entries. 101 Further, by using this cacheable FIB, we show that we can forward 102 99% or more packets along the fast path with a cache size of the 103 order of 10,000 entries. 104

In [24], the authors propose a traffic offloading strategy to 105 leverage the Zipf-like properties of Internet traffic. The proposed 106 107 system, Traffic-aware Flow Offloading (TFO) is a heavy hitter selection strategy that leverages the Zipf-like properties and the stabil-108 ity of the heavy hitters across various time scales. TFO maintains 109 the set of current heavy hitter flows in fast memory and sends 110 packets from flows not in the heavy hitter set to a slower path. 111 Results show that TFO sends a few thousand packets/second to the 112 slow path. 113



Fig. 1. Proposed caching system architecture.

Previous work [9,19] has investigated the impact of various 114 cache poisoning attacks on caches and has proposed methods of 115 mitigating such attacks. However, the systems investigated were 116 software systems (web proxies) that have a different set of con-117 straints than the hardware-based route caching system proposed in 118 this work. Further, unlike previous work, we consider the impact 119 of cache misses on the system performance not only in terms of 120 hit rates achieved but also the types of requests resulting in cache 121 misses and their implications for operators. 122

3. Cache system design

Fig. 1 shows our proposed FIB caching architecture. The RIB 124 and FIB on the left are part of the standard hardware architec-125 ture. We add (a) a *cacheable FIB*, which resides in main memory, 126 (b) a cache, which can take the place previously occupied by the 127 FIB, (c) a queue to hold packets experiencing a cache miss, and 128 (d) the appropriate logic to handle cache updates and misses. The 129 router processor handles incoming route information as usual and 130 computes the local RIB (routing table) and FIB as before. In a tradi-131 tional architecture the router would load the entire FIB in the line 132 card; in our architecture, the router derives the cacheable FIB from 133 the standard FIB and pushes just the cache in the line card, which 134 is one or two orders of magnitude smaller than the original FIB. 135

Our caching architecture may seem to keep two copies of the 136 FIB, the original and cacheable FIB, which may seem a waste of 137 memory. However, the two FIBs are very similar as we will show 138 later and an implementor can easily use appropriate data structures to avoid duplication.

Each incoming packet incurs a lookup in the cache using the 141 standard longest prefix match algorithm. If there is a hit the packet 142 is immediately forwarded along the cached route. If there is a miss the packet is queued in the line card until the cache is updated 144 with the appropriate prefix from the cacheable FIB. 145

Next, we elaborate on the need and derivation of a cacheable 146 FIB. 147

4. The need for a cacheable FIB

Entries in the original FIB cannot be cached due to the cache 149 hiding problem, which occurs when a less specific prefix in the 150 cache hides a more specific prefix in the FIB. This is a result of 151 the fact that a route-caching system looks for the longest-matching 152 prefix only in the cache, thus missing possible longer matches in 153 the full FIB. This can lead to incorrect forwarding, loops and packet 154 losses. 155

To further understand the problem, consider an empty cache 156 and a full routing table that only has two prefixes: 10.13.0.0/16 157

123

139 140

143

K. Gadkari et al. / Computer Communications xxx (2016) xxx-xxx

3

Table 1

Original non-cacheable FIB, after one iteration of hole filling algorithm and final cacheable FIB.

Prefix	OFF			
(a) Non-cacheable FIB				
10.13.0.0/16	1			
10.13.14.0/24	2			
(b) Non-cacheable FIB after one iteration of hole filling algorithm				
10.13.0.0/17	1			
10.13.128.0/17	1			
10.13.14.0/24	2			
(c) Cacheable FII	3			
10.13.128.0/17	1			
10.13.64.0/18	1			
10.13.32.0/19	1			
10.13.16.0/20	1			
10.13.0.0/21	1			
10.13.8.0/22	1			
10.13.12.0/23	1			
10.13.14.0/24	2			
10.13.15.0/24	1			

associated with an output interface O1, and 10.13.14.0/24 associ-158 ated with an output interface O2. Suppose a packet arrives with a 159 160 destination IP address of 10.13.2.3. The router will find the longest-161 matching prefix (LMP) for the destination IP address, which is 10.13.0.0/16, and will install the route $[10.13.0.0/16 \rightarrow 01]$ in the 162 cache. Assume that the next packet that arrives at the router has 163 a destination IP address of 10.13.14.5. The router will find the pre-164 viously installed route [10.13.0.0/16 \rightarrow 01] in the cache and will 165 forward the packet along O1. However, this is incorrect, since the 166 correct LMP for 10.13.14.5 is 10.13.14.0/24 and the packet should 167 have been forwarded on interface O2. 168

Past work addressed the cache hiding problem by either 169 170 caching only /24 prefixes [13], by using a complex data structure 171 with on-the-fly computation to eliminate inter-dependencies be-172 tween prefixes [15], by adding on-the-fly to the FIB the appropriate leaf node corresponding to the packet's destination address [16] or 173 174 by treating a set of related prefixes as an atomic block and per-175 forming cache actions (insertion, lookup and delete) on the atomic block instead of an individual prefix. Our approach is similar to the 176 approach presented in [16], except that we pre-calculate the entire 177 cacheable FIB table. 178

4.1. Generating a cacheable FIB 179

We have previously seen that simply caching existing FIB en-180 181 tries would lead to incorrect forwarding due to the cache hiding problem. In this section we describe an algorithm to generate a 182 183 cacheable FIB, i.e. a FIB that is free from the cache hiding problem. We call it the hole filling algorithm because it starts with the 184 185 original FIB and fills in holes between related entries to produce a 186 new FIB whose entries are cacheable. While the new FIB is larger because the algorithm adds more entries, the increase is small, as 187 we will show later, and caching makes it irrelevant. 188

The intuition behind the algorithm is as follows - if a prefix 189 covers other prefixes in the table, we delete that prefix and add 190 191 its children to the FIB. We repeat this process until there are no 192 covering prefixes, at which point we are left with a cacheable FIB. 193 To better understand the algorithm, consider the FIB shown in Table 1a. This FIB is non-cacheable, since the 10.13.0.0/16 prefix, 194 if present in the cache, will hide the 10.13.14.0/24 prefix. This FIB 195 needs to be transformed into a cacheable FIB. 196

We first choose the prefix from the FIB with the smallest mask 197 length, which is 10.13.0.0/16 in this case. Then we check if this 198 prefix has any children. If the selected prefix has a child, we split 199

1	bl	le	2	

T

FIB size increase due to hole filling algorithm. The increase in FIB size due to hole filling is minimal.

Table	Original	Cacheable	Increase
Regional ISP	441,778	468,095	5.96%
Hurricane	444,977	470,911	8.51%
Telstra	440,156	466,416	8.43%
Level-3	436,670	462,966	8.41%
AOL	438,719	464,988	8.40%
NTT-A	439,078	465,536	8.38%
ATT	438,265	464,662	8.37%
SAVVIS	438,582	465,045	8.37%
Sprint	438,634	465,079	8.37%
VZWBIZX	436,821	463,220	8.35%
SWISS-COM	169,861	173,636	8.27%
KPNE	439,288	465,790	6.03%
Tiscali	438,993	465,343	6.00%
IIJ	440,196	466,505	5.98%

Table 3

Trace statistics. We use trace T8 in our caching performance analysis and trace T9 in our cache robustness analysis.

No.	Date	Time	Link	No. packets
T1	3/31/09	27H	1G	7,620,972,889
T2	8/17/09	24H	1G	3,821,714,756
T3	8/3/10	24H	1G	2,084,398,007
T4	8/3/10	24H	1G	2,050,990,835
T5	12/14/11	12H	1G	625,547,727
T6	04/13/12	12H	1G	3,729,282,487
T7	2/14/13	12H	10G	22,622,946,036
T8	3/20/13	12H	10G	21,998,786,996
T9	2/21/14	12H	10G	18,435,172,172

the prefix into its two children, otherwise we add the prefix to 200 the cacheable FIB. In this example, since 10.13.0.0/16 has a child, 201 10.13.14.0/24, we split the /16 into its two constituent /17s and remove the original 10.13.0.0/16, as shown in Table 1b.

The process continues, until the non-cacheable FIB is empty, and the cacheable FIB contains the leaf nodes necessary to forward all packets correctly. Table 1c shows the final, cacheable FIB.

4.1.1. FIB inflation due to hole filling

The hole filling algorithm produces a cacheable FIB that is larger than the original. For example, the original FIB in Table 1a 209 has only two entries, while the cacheable FIB shown in Table 1c 210 has nine entries, an increase of 350%. We next investigate the ef-211 fect of the algorithm on real FIBs. 212

We measured inflation on a FIB from our regional ISP, which 213 contains next hop information, and on FIBs from RouteViews [22] 214 that do not contain next hop information, which we approximate 215 using the next hop AS. Table 2 shows at worst inflation is under 216 9%. Since the cacheable FIB resides in main memory the impact is very small. 218

5. Data sets and trace statistics

We used nine 12H and 24H packet traces taken at links be-220 tween our regional ISP and one of its tier-1 providers. We captured 221 traffic using specialized hardware [1] that ensured no packets were 222 dropped during capture and packet timestamps were accurate to 223 a nanosecond resolution. We then used a trie-based longest pre-224 fix matching algorithm to determine the matching prefix for each 225 packet. The cacheable FIB was derived from the actual FIB obtained 226 from the router where the packet trace was captured. Table 3 227 shows the trace statistics. 228

In an interesting twist, there was a sustained NTP reflection 229 attack in trace T9. In this attack, several comprised machines 230

208

217

ARTICLE IN PRESS





Fig. 2. Comparison of average overall bit rate and ntp bit rates per hour between a "normal" trace and a trace with attack traffic. Trace T9 was captured during an NTP attack.

belonging to our ISP's customers were used as amplifiers to attack other hosts on the Internet using a NTPD vulnerability [2]. Fig. 2 shows the overall average bit rate per hour as well as the average NTP bit rate per hour. NTP traffic accounted for 1.3% of all traffic during the duration of the trace. In comparison, trace T8 has approximately the same byte rates as trace T9. However, NTP accounted for only 0.1% of all traffic in trace T8.

For brevity, we show statistics from trace T8 only. Results from the other traces (except T9) are similar. We use trace T9 in our cache robustness analysis in Section 8.3.

241 6. Results

In this section we present results using FIB caching emulation, using real traces to drive the emulator.

244 6.1. Cache system performance

We begin by evaluating cache performance using two standard cache replacement policies – least recently used (LRU) and least frequently used (LFU). We observed that LFU performs worse than LRU. Qualitatively our results confirm previous observations, but it 248 is important to show them to establish a baseline. Fig. 3a and b 249 shows the performance of an LRU cache with varying cache sizes 250 for trace T8 from Table 3. We plot average cache hit rates at every 251 5-min interval. 252

From Fig. 3a and b we see that both LRU and LFU consistently 253 achieves very high hit rates. With a cache size of only 1K entries 254 the hit rate is 98%. The hit rate increases with the cache size, 255 reaching almost 99.9% with a cache of 10K entries. LRU achieves 256 maximum hit rates of 99.26%, 99.74%, 99.91% and 99.96% with 257 cache sizes of 1K, 2.5K, 5K and 10K respectively. Note that even 258 with a cold cache the hit rate penalty is very small. For the rest 259 of the paper, unless otherwise noted, we will use a cache size of 260 10K. The reason is that even with 10K entries, this is a still a very 261 small cache compared with the original FIB size (currently around 262 500K). In the rest of the paper, we present results only for a LRU 263 cache unless otherwise noted, since it clearly offers higher hit rates 264 than LFU. 265

6.2. Caching with delayed updates 2

In this section, we examine the effects of an optimization of 267 the caching strategy. Namely, instead of inserting a prefix P im-268 mediately after encountering a cache miss, the system waits until 269 a certain pre-set threshold is crossed i.e. prefix P receives at least 270 *N* packets in a given time interval *T*. This optimization targets the 271 "bottom" of the cache i.e. transient prefixes that only receive a few 272 hits - these mostly unpopular prefixes will be evicted from the 273 cache thus resulting in cache churn. By not inserting these pre-274 fixes into the cache in the first place, we potentially save mem-275 ory lookups and cache updates. Fig. 4 shows the hit rates achieved 276 with the delayed cache updates. 277

Fig. 5 a and b shows the number of packets that are forwarded 278 along the slow path and the fraction of total packets delivered 279 along the slow path, respectively, during each of the intervals. As 280 expected from Fig. 4, the number of packets sent along the slow 281 path varies inversely with the timeout value. Figs. 4 and 5 show 282 that the cache need not be updated every time a cache miss oc-283 curs. Instead, the cache can be updated in intervals with the in-284 terim misses being forwarded along the slow path without ad-285 versely affecting the cache performance. 286

6.3. Impact of route updates

Routers periodically receive route updates from their peers. 288 These updates may add new prefixes (announcements) to the table 289



Fig. 3. LRU and LFU hit rates for cache sizes varying from 1K to 10K

266

ARTICLE IN PRESS

K. Gadkari et al./Computer Communications xxx (2016) xxx-xxx



Fig. 4. Hit rates for LRU cache with delayed updates. The cache size was 10K entries.

Table 4

Jpdate statistics.				
Update	Entries	Announce	Withdraw	
U1	55,718	43,720	6,263	
U2	65,120	45,551	6,375	
U3	73,599	46,976	4,606	
Total	194,437	136,247	17,244	

or withdraw existing prefixes from the table (withdrawals). Eachsuch update may cause one or more entries in the cache to be in-validated.

To evaluate the effect of route updates we took a full RIB table from a RouteViews [22] peer and generated a cacheable FIB. We again approximate next hop information using the next hop AS from the ASPATH attribute. Then, we applied updates for the same peer to the cacheable FIB and generated a new cacheable FIB. Finally, we measured the difference between the original cacheable FIB and the newly generated cacheable FIB.

We show results for 3 sets of updates. Table 4 shows some statistics about the updates applied to the cache.

The size of the cacheable FIB generated from the original FIB went up from 458,494 to 464,512, an increase of only 1.29%. 82.5% of the prefixes in the cacheable FIB were the same as those in the



Expansion statistics.						
Data	Updated	Cacheable	Growth	Same		
FIB U1 U2 U3	458,494 458,725 458,715 458,890	465,512 458,763 458,755 458,974	1.29 0.008 0.009 0.018	82.5 99.97 99.97 99.97		

original FIB (Table 5) . After subsequent updates were applied, the size increase as well the number of prefixes that changed was negligible – the average change in the size of the cacheable FIB was only 0.0018%.

Next, we count the number of prefixes that had next hop 309 changes, since only these prefixes will have to be invalidated if 310 present in the cache. Our results show that, on average, only 144 311 prefixes in each 15 min set of updates had a next hop change. The 312 insignificant change in the size of the cacheable FIB after apply-313 ing updates, coupled with the fact that only a few hundred pre-314 fixes will have to be invalidated from the cache due to change in 315 forwarding state, suggest that routing updates will have very little 316 impact on the cache state and forwarding performance. 317

It should be noted that while this study is limited in scope to tables and updates from only one RouteViews peer, we believe that a more comprehensive study will yield similar results. Research shows that routing tables from different RouteViews peers have a very few differences [26] and hence we believe that our results are applicable to other peers as well. 320

6.4. Trends in cache size

The global routing table has been growing steadily for the past 325 several years. Measurements show that the routing table grew 326 from 150,000 entries in 2003 to 517,802 entries at the time of 327 this writing, representing an increase of 245% in the last decade 328 alone [11]. Routers thus need increasing amounts of memory and 329 processing power [12]. The conventional wisdom that FIB mem-330 ory will scale at rates surpassing the rate of growth in the routing 331 information handled by core router hardware is not true for the 332 low-volume, customized hardware used in core routing [21]. 333

Given the fast rate of increase of the global routing table over time, the natural question to ask is does a FIB cache face a similar rate of growth? To get some insight into the answer we measure the hit rates achieved with a cache size of 10K entries on packet traces gathered from 2009 to 2014. These traces, except trace T9, were collected at the same point in our ISP, so they truly capture 339



(a) Number of packets forwarded along slow path



(b) Percentage of packets forwarded along slow path

5

Q5

324

Please cite this article as: K. Gadkari et al., Pragmatic router FIB caching, Computer Communications (2016), http://dx.doi.org/10.1016/j.comcom.2016.02.006

Fig. 5. Analysis of packets sent to the slow path

ARTICLE IN PRESS

K. Gadkari et al./Computer Communications xxx (2016) xxx-xxx



Fig. 6. Hit rates achieved by a 10K entry cache remain almost constant from 2009 to 2014. The 2014 trace contains the NTP attack traffic.

the cache evolution over the last four years. Trace T9 was captured at another monitoring location in our ISP, but results show that the hit rates for trace T9 are similar to the hit rates for the other traces.

Fig. 6 shows the results. While there is some minor variation, the hit rates achieved with a cache size of 10K are consistently higher than 99.95%, meaning that over the past four-year period the cache size did not need to change to maintain the same cache hit rate. Thus, while the global routing table has certainly changed, traffic locality has not changed sufficiently to affect the cache size.

350 7. Analysis of cache misses

In our FIB caching system when a packet arrives and the ap-351 propriate prefix is not in the cache, the packet is queued while 352 353 a cache update takes place. This introduces some delay before the 354 packet is forwarded. Delay may affect packets in different ways. For 355 example, delaying video packets may result in dropped frames and 356 choppy video. On the other hand, queuing DNS packets may result 357 in only a slightly longer resolution delay. In this section we characterize the type of packets queued due to misses and the delay 358 359 they experience.

360 First, we classify the types of packets that cause cache misses to determine which applications are affected. Second, we deter-361 mine buffer requirements and queuing delays due to cache misses. 362 Finally, we analyze the impact of cache misses on memory band-363 width requirements in routers. We show results only for trace T8 364 365 from Table 3. Results for other traces are similar and have been 366 omitted due to space constraints. Since trace T9 was captured dur-367 ing an ongoing NTP reflection attack, the cache misses in this trace were heavily influenced by the attack. We present the analysis for 368 trace T9 later in Section 8.3. 369

370 7.1. Classification of cache misses

We classify packets causing cache misses as follows. First, we 371 separate TCP and UDP packets. For TCP, we classified them as SYNs, 372 373 SYNACKs, FINs, FINACKs, RSTs and DATA packets. Any TCP packet that was not a SYN, SYNACK, FIN, FINACK or RST is classified as 374 a DATA packet. Preliminary analysis of UDP packets shows that 375 NTP and DNS packets suffered most misses. We therefore plot NTP 376 and DNS packets separately, with the remaining packets classified 377 as "UDP Other". Fig. 7 shows the classification of packets causing 378 cache misses with an LRU cache. 379



Fig. 7. Classification of packets causing cache misses.

We also see that the largest number of cache misses is caused by NTP packets. The reason is that while NTP requests are regular, they are also infrequent. Thus, the prefixes required to forward the NTP packets are regularly evicted from the cache, only to be reinserted when the next NTP request occurs. In our dataset, NTP packets were destined to 69,097 unique prefixes. 383

After NTP, DNS packets are responsible for the largest number386of cache misses. This occurs due to a DNS query which needs to be387forwarded to the authoritative nameserver of the zone that owns388the prefix. If the prefix is not in the cache, the DNS query will re-389sult in a cache miss. In our dataset, DNS packets hit 58,435 unique390prefixes.391

7.2. Effects of cache misses on queuing

There are several ways of dealing with packets causing cache 393 misses. One possible strategy is to forward the packets along a 394 slower path until the appropriate route can be inserted into the 395 FIB/cache [4]. If this strategy is employed, there is no need for 396 queues/buffers at the routers to store packets. However, the pack-397 ets causing a cache miss have to travel a longer path, thus expe-398 riencing longer delay and possible reordering. Another strategy is 399 to queue the packets at the router until the route is inserted into 400 the cache. While the packets do not incur any longer paths (and 401 hence stretch), line cards must now have enough buffer space and 402 the appropriate logic to queue packets. In our analysis we assume 403 this strategy for several reasons: (a) it prevents packet reorder-404 ing, which router vendors try hard to avoid, (b) to the best of our 405 knowledge it has not been evaluated before, and (c) as our results 406 show, the buffer requirements are modest and the queues can eas-407 ily fit in existing buffers. 408

7.2.1. Packet queuing emulator

We built an emulator in order to measure queuing at the router 410 during cache misses. Fig. 8 shows the block diagram of our emulator. We assume that it takes about 60 ns to update the cache (the lookup time for DRAM) and that a packet needs to be queued while the update is taking place. 414

When a packet arrives we do a longest prefix match against the415cache. If there is a match the packet is forwarded and does not416incur any additional delays. If there is no match against the cache417the packet is queued. When it gets to the head of the queue, we418do a prefix fetch from the cacheable FIB, update the cache and forward the packet.420

We measure the maximum queue utilization during a given 421 5 min interval. We also look at the maximum queuing delay in 422

392

Please cite this article as: K. Gadkari et al., Pragmatic router FIB caching, Computer Communications (2016), http://dx.doi.org/10.1016/j.comcom.2016.02.006

ARTICLE IN PRESS

Lookup time = 25ns





Fig. 9. Max. queue utilization and queuing delays.

our emulator i.e. the time elapsed between when a packet entered the queue and when it exited the queue. Let us assume that the time required to perform a cache lookup is T_c , the time required to perform a slow-memory lookup is T_s and the current buffer size is *B*. If a packet arrives at the queue at time T_A the time the packet departs the queue T_D is given by:

$$T_D = T_A + T_C + (B * T_S)$$

The queuing delay D is then

$$D = T_D - T_A$$

429

430 7.2.2. Evaluation

431 Fig. 9a shows the maximum queue utilization during 48 5-min 432 intervals. In the first interval we see a startup effect due to the cold cache. Since there are no entries in the cache, arriving packets 433 cause many cache misses and have to be queued, resulting in a 434 maximum queue size of 73 packets. After this initial startup period 435 the queue drains and queue utilization drops. The maximum queue 436 437 utilization is only 1 packet, which means that assuming 1500 byte 438 packets, we need only 1500 bytes of buffer space to buffer LRU 439 cache misses. Even when the queue utilization peaks during the cache warm-up period, only 73 packets are queued. To store these 440 packets, we will need only 110KB of buffer space. 441

Fig. 9b shows the maximum queuing delays for a LRU cache during the same intervals as above. Packets queued after a LRU cache miss suffer virtually no queuing delay. This is due to the small average queue size (1 packet per 5 min interval) and the relatively fast cache updates (in the order of ns) which keep the 446 backlog small. 447

While these numbers are specific to our dataset, we believe 448 that they generalize well in similar environments. Moreover, the buffer requirements are in line with what is found in routers today, where the rule of thumb is that buffers should hold an RTT's 451 worth of data. 452

7.3. Memory bandwidth requirements

Another important benefit of FIB caching is a reduction in the 454 number of lookups that need to be performed on the full FIB, 455 which is often kept in slow (DRAM) memory. Without caching one 456 lookup typically needs to be performed per packet. Moreover, the 457 next hop information is often only part of the lookup information, 458 which may also include filtering, QoS, and other state, increas-459 ing the demand on memory bandwidth. With increasing FIB sizes 460 and line speeds these lookups are nearing the bandwidth limit of 461 router memory. 462

Caching has the potential to drastically reduce the number of lookups to external memory. For example, one may envision a system where the cache is kept on-chip and the full RIB remains on external slow DRAM. The latter needs to be accessed only when a cache miss occurs. The question then is, what are the savings in terms of memory bandwidth if one uses an on-chip cache? 468

Fig. 10 shows the average number of memory lookups required 469 per second in each 5 min interval in the trace. Without caching, 470 the number of memory lookups is equal to the packet rate, since 471

Please cite this article as: K. Gadkari et al., Pragmatic router FIB caching, Computer Communications (2016), http://dx.doi.org/10.1016/j.comcom.2016.02.006

ARTICLE IN PRESS

K. Gadkari et al./Computer Communications xxx (2016) xxx-xxx



Fig. 10. Memory bandwidth requirements reduce by orders of magnitude when caching is employed.

472 each packet requires a memory lookup. With caching, a memory lookup is required only in case of a cache miss. We see that the 473 474 number of memory accesses required with caching is several or-475 ders of magnitude lower than the number of accesses required when no caching is deployed. If the cache uses a LRU replacement 476 policy the memory accesses are on the order of 10² accesses per 477 478 second and the rate stays almost constant. This is to be expected, 479 since we see that the hit rates achieved with LRU stay constant throughout the duration of the trace. 480

Caching offers an order of magnitude improvement in memory bandwidth when compared to no caching. Coupled with the fact that the required cache can easily fit on a chip and that the cache size appears to remain constant over time, caching virtually eliminates any memory bandwidth issues for current and potentially future routing table sizes. This is significant for scaling future routers.

487 8. Cache robustness

The use of FIB caching, especially with LRU, exposes routers to 488 a cache pollution attack, where an attacker attempts to disrupt 489 packet caching and increase the cache miss rate. An attacker can 490 pollute the cache by continuously sending packets to numerous 491 unpopular prefixes that would not be otherwise cached, in an at-492 493 tempt to evict legitimate prefixes. Depending on the attack rate, 494 the attacker can either cause the cache to thrash, thus increasing the miss rate, or reduce the effectiveness of the cache by ensuring 495 that at least part of it is always polluted with bogus entries. This 496 attack will adversely affect the packet forwarding performance as 497 well, by substantially increasing the number of packets that need 498 499 to be queued while the new prefix is fetched, potentially leading to packet loss. 500

In this section we investigate cache pollution attacks and their feasibility. We describe a generalized threat model where the attacker tries to replace a subset of cache entries, and then estimate the attack rate required to adversely affect the cache. Next, we evaluate cache performance when subjected to a real NTP attack that happened to be present in trace T9.

507 8.1. Attacks against the cache

In this section, we describe an idealized attack against a LRU cache, in which an attacker inserts consecutive packets to at least



Fig. 11. Difference in cache hit rates with and without attack packets. Attack is in interval number 300.

N unpopular prefixes. We assume a cache size of 10K entries and evaluate the performance of both a LRU cache. 511

We begin our evaluation by taking a 20 min slice from the beginning of trace T8. Then we insert a stream of 20,000 attack packets to 20,000 idle prefixes starting at 300 s into the trace. We used this attack trace as input for our caching system and measured the hit rate at 1 s intervals.512513514

Fig. 11 shows the difference between the hit rates observed517with and without the attack packets. A negative difference implies518that the hit rate observed during the attack was lower than the hit519rate in the same interval, but without the attack packets present.520For clarity, we present data for 25 intervals before and after the521attack interval.522

As Fig. 11 shows, when the attack hits (at interval 300), the LRU 523 cache hit rate reduces by almost 6%. Further, it takes 2 after the 524 attack has stopped for the cache to recover. However, despite the attack, the cache hit rate never drops below 93%. 526

Next, we measure the queue size and delay under the attack. 527 Fig. 12a shows the mean queue size with a LRU cache under attack. 528 Normally, the queue size is close to zero. However, when the attack 529 hits (at interval 300), the queue peaks at 9121 packets. 530

Fig. 12b shows the corresponding queuing delays suffered by 531 packets. Normally, the packets suffer no queuing delay, since very 532 few packets are queued under normal traffic conditions. However, 533 under attack, we see that packets suffer queuing delays of about 534 $650\mu s$.

It should be noted that the this attack is an idealized attack because it assumes all attack packets arrive back-to-back. In reality it is hard for an attacker to inject such bursts into the normal packet stream unless traffic is sufficiently low. 539

540

8.2. Generalized threat model

In this section we describe a generalized threat model to at-541 tack the cache, and determine the rate at which an attacker must 542 send packets to disrupt packet delivery. We assume that the at-543 tacker knows or can determine in advance the set of popular and 544 unpopular prefixes at a given vantage point. We also assume that 545 the attacker has the capability to send packets at high rate, up to 546 the capacity of the link, either from a single host or a botnet. We 547 also assume that the goal of the attacker is to replace legitimate 548 cache entries with unpopular entries for the sole purpose of dis-549 rupting cache performance. In other words, we assume a deliberate 550

K. Gadkari et al. / Computer Communications xxx (2016) xxx-xxx



Fig. 12. Comparison of buffer utilization and queuing delays under normal and attack conditions. Attack is in interval 300.

attack on the cache and not a general attack on the infrastructure 551 (e.g., DDoS). The latter will trigger other network defenses. 552

To achieve the above goal the attacker still needs to send pack-553 ets at a high enough rate to evict legitimate prefixes quickly from 554 555 the cache. Thus, the attack cannot be stealthy since its packet rate must compete head-to-head with legitimate traffic. Next, we esti-556 mate the packet rate that would make such attack viable. 557

8.2.1. Intensity of an effective attack 558

JID: COMCOM

To determine the rate at which the attacker must send pack-559 ets to affect cache performance we first rank prefixes according 560 with their popularity during a low- and high-traffic interval. Recall 561 562 that our measurement interval is 5 min. We chose to investigate the per-interval behavior rather than average traffic over the en-563 564 tire 24H period in order to determine both high and low required 565 attack rates.

We estimate the required attack intensity. If an attacker wants 566 to hit the Nth entry in the cache (and all the prefixes below it) it 567 568 must send packets to enough prefixes to evict the *i*th entry and all the other entries below it. So for example, if the attacker wants to 569 blow the entire cache, then the attacker must attack at P_{attack} rate, 570 which must be greater than the cache size N multiplied by P_{top} 571 which is the packet rate of the most popular prefix. To generalize, 572 the attack rate to evict the *i* bottom prefixes from the cache must 573 be: 574

$P_{attack} \geq P_i^* i$

575 In the low traffic interval, the most popular prefix received 576 33,049,971 packets in five minutes for an average packet rate of 577 110,166 packets per second, whereas in the high traffic interval the most popular prefix received 37,079,737 packets for an average of 578 579 123,599 packets per second. Thus, to replace just the most popular 580 prefix from the cache, the attacker needs to send packets at a rate 581 between 1,101,660,000 packets/s and 1,235,990,000 packets/s to an idle prefix. For a 10 Gb/s link and 64 byte packets the maximum 582 packet rate possible is 19,531,250 packets/s, thus the required at-583 tack rate is not feasible as it far exceeds the capacity of the link. 584

Note that such an attack can be easily detected by looking for 585 586 spikes in the cache miss rate. Once detected, one can imagine sev-587 eral defenses against this type of attack, such as pinning down at 588 least part the historical prefix working set until the attack subsides. This poses little danger of false positives, since when prefixes sud-589 denly become popular (as in the case of a flash crowd), they are 590 unlikely to do it in numbers in the order of the cache size. Thus, 591 we believe that practical attacks of this kind can only affect part of 592 the cache and are easily weakened by reasonably over-engineering 593 the cache. 594



Fig. 13. Comparison of LRU hit rates for all traffic and non-NTP traffic. The cache size was set to 10K entries

8.3. Cache performance under a real DDoS attack

As described in Section 5, trace T9 was captured during an on-596 going NTP reflection attack. Fig. 2 shows that overall, NTP traffic 597 accounted for approximately 1.3% of all traffic in the trace. 5659 598 unique addresses from our regional ISP were the target of this at-599 tack [5]. Even though this was not an attack on the cache, we take 600 advantage of this unfortunate incident to investigate the perfor-601 mance of a FIB cache under attack conditions and compare per-602 formance with a version of the same trace that has NTP traffic 603 removed. 604

Fig. 13 shows the hit rates achieved by a 10K entry LRU cache 605 for all traffic in trace T9 as well as the hit rates for all non-NTP 606 traffic. 607

As Fig. 13 shows, the cache performs well under this incident. 608 The difference in the hit rates achieved by the cache do not differ 609 by more than 0.5% during the trace. Thus, caching remains robust. 610 However, comparing Figs. 3a and 13, it is clear that the hit rates 611 for trace T9 are lower than of trace T8, although the difference is 612 less than 1%. 613

Next, we look at the breakdown of packets resulting in cache 614 misses as shown in Fig. 14a. 615

As expected, the NTP traffic accounts for a majority of the 616 packet misses. Out of a total of 114*10⁶ cache misses observed

Please cite this article as: К. Gadkari et al.. Pragmatic router FIB caching, Computer Communications (2016),http://dx.doi.org/10.1016/j.comcom.2016.02.006

595

K. Gadkari et al./Computer Communications xxx (2016) xxx-xxx





[m5G;February 26, 2016;10:24]

(a) Breakdown of cache misses

(b) Breakdown of non-NTP cache misses

Fig. 14. Comparison of cache misses for all traffic and non-NTP traffic. The cache size was set to 10K entries.



Fig. 15. Comparison of buffer usage and delays for all traffic and all non-NTP traffic. The cache size was set to 10K entries.

during the trace, NTP packets caused 55*10⁶ misses or 48%. The 618 next highest number of misses were caused by TCP DATA packets, 619 with 25*10⁶ misses (22%). NTP therefore caused 2.2 times more 620 621 misses than the TCP DATA packets. Fig. 14b shows a zoomed-in version of Fig. 14a, with the NTP traffic filtered out of the trace. 622 We see that TCP DATA and DNS packets account for the bulk of 623 the misses, similar to what we see in Fig. 7. 624

625 To further quantify the performance of the cache during the NTP incident, we measured the maximum buffer usage and queu-626 627 ing delays incurred by packets during the ongoing NTP attacks. We compare these with the buffer usage and queuing delays with the 628 NTP traffic filtered out. Fig. 15a and b shows the results. 629

As Fig. 15a and b shows, the buffer usage and queuing delays 630 631 with the attack traffic are not drastically different to those with the attack traffic filtered out. The maximum buffer usage with the 632 attack traffic included is 6104 packets, compared to 3944 pack-633 ets without the attack traffic. The corresponding maximum queu-634 ing delays are 4.8 ms and 3.2 ms respectively. Thus we conclude 635 that the NTP incident did not put undue strain on the caching 636 system. 637

638 The difference in hit rates observed for traces T8 and T9 also reflects in the buffer usage and buffering delays, as seen from Figs. 9 639 and 15. Trace T9 and T8 were captured on different links and trace 640 641 T9 had more diversity in terms of the number of prefixes carrying packets than T8. In trace T8, the average number of unique prefixes 642 carrying packets in each 5 min interval we investigated was 15,310, 643 compared to 24,965 prefixes for trace T9. In future work, we plan 644 645 to investigate traces T8 and T9 further to quantify the differences 646 observed in the results.

9. Conclusions

In this paper we take a look at some practical considerations 648 in the implementation of FIB caching. We extend previous work 649 in significant ways by looking at practical issues, such as charac-650 terization of cache misses, queuing issues (buffer occupancy and 651 delay), memory bandwidth requirements and robustness against 652 cache pollution attacks. We used traces collected at links from our 653 regional ISP to a Tier-1 ISP for our analysis. Our design uses a 654 cacheable FIB to avoid the cache hiding problem, and we presented 655 an algorithm to convert a regular FIB to a cacheable FIB. 656

Our work has some limitations. First, we only look at packet 657 traces from a single regional ISP. We therefore cannot evaluate 658 cache performance at core routers, where traffic may be more di-659 verse causing hit rates to drop. While we do not have access to 660 data from core routers to answer this question (we need a packet 661 trace and a simultaneous snapshot of the FIB at a core router), the 662 tools and methodology we developed are applicable to a core en-663 vironment and we plan to repeat the study once we have an ap-664 propriate dataset. 665

Are there trends that may invalidate the benefits of FIB 666 caching? On the contrary, recent trends such as traffic concentra-667 tion to major social networks, search engines that reside in data-668 centers [14] and CDNs make caching even more likely to provide 669 benefits. In these environments, traffic becomes more focused and 670 likely to hit a smaller set of prefixes, resulting into a more stable 671 working set. 672

Other potential benefits of employing FIB caching include man-673 ufacturing of cheaper router hardware and routers with longer 674

K. Gadkari et al. / Computer Communications xxx (2016) xxx-xxx

717

718

719

720

721

722

723

724

725

726

727

728

729

730

731

732

733

734

735

736

737

738 ₇₃₉**Q9**

740

741

742

743

745

746

747

748

749

750

751

752

753

754

755

756

757

758

759

760

761

₇₄**Q10**

service cycles. Future terabit/s forwarding chips may employ FIB 675 676 caching for less on-chip memory or to allow the non-cached portion of the FIB to be more aggressively compressed. Finally, cur-677 678 rent architectures with the entire FIB on DRAM may also benefit

by backing away from the looming memory bandwidth wall. 679

680 References

Q6

Q7

691

692

693

699

708

709

08

- [1] Endace, http://www.endace.com. 681
- 682 SANS ISC, NTP Reflection Attack - Internet Securitys, SANS ISC. https://isc.sans. [2] 683 edu/forums/diary/NTP+reflection+attack/17300.
- 684 [3] How to choose the best router switching path for your network, 2005. http: //www.cisco.com/warp/public/105/20.pdf. 685
- [4] H. Ballani, P. Francis, T. Cao, J. Wang, Making routers last longer with viaggre, 686 in: Proceedings of the 6th USENIX Symposium on Networked Systems Design 687 688 and Implementation, NSDI'09, USENIX Association, Berkeley, CA, USA, 2009, 689 pp. 453-466. 690
 - [5] J. Czyz, M. Kallitsis, M. Gharaibeh, C. Papadopoulos, M. Bailey, M. Karir, Taming the 800 pound gorilla: the rise and decline of NTP DDOS attacks, in: Proceedings of the 2014 Internet Measurement Conference, IMC'14, ACM, New York, NY, USA, 2014, pp. 435–448, doi:10.1145/2663716.2663717.
- 694 [6] R. Draves, C. King, S. Venkatachary, B. Zill, Constructing optimal IP routing ta-695 bles, in: Proceedings of the Eighteenth Annual Joint Conference of the IEEE 696 Computer and Communications Societies, INFOCOM'99, vol. 1, 1999, pp. 88-97, doi:10.1109/INFCOM.1999.749256. 697
- 698 [7] draft-ietf-lisp-08.txt, 2010.
- 700 701 Proceedings of the INFOCOM'88. Networks: Evolution or Revolution? Proceedings of the Seventh Annual Joint Conference of the JEEE Computer and Com-702 muncations Societies, 1988, pp. 298-307, doi:10.1109/INFCOM.1988.12930. 703
- 704 [9] countermeasures, in: Proceedings of the 2006 IEEE International Conference 705 on Network Protocols, ICNP '06, IEEE Computer Society, Washington, DC, USA, 706 707 2006, pp. 54-64, doi:10.1109/ICNP.2006.320198.
 - W. Herrin, Opportunistic topological aggregation in the RIB-FIB calculation?. [10] http://www.ops.ietf.org/lists/rrg/2008/msg01880.html, 2008.
 - G. Huston, BGP analysis reports. http://bgp.potaroo.net/index-bgp.html. [11]
- 710 711 G. Huston, G. Armitage, Projecting future IPV4 router requirements from trends [12] 712 in dynamic BGP behaviour, in: Proceedings of the Australian Telecommunica-713 tion Networks and Applications Conference (ATNAC), 2006.
- 714 [13] C. Kim, M. Caesar, A. Gerber, J. Rexford, Revisiting route caching: the world 715 should be flat, in: Proceedings of the 10th International Conference on Passive 716 and Active Network Measurement, PAM'09, 2009.

- [14] C. Labovitz, S. Iekel-Johnson, D. McPherson, J. Oberheide, F. Jahanian, Internet inter-domain traffic, in: Proceedings of the ACM SIGCOMM 2010 Conference, 2010.
- [15] H. Liu, Routing prefix caching in network processor design, in: Proceedings of the Tenth International Conference on Computer Communications and Networks, 2001, pp. 18-23, doi:10.1109/ICCCN.2001.956214.
- [16] Y. Liu, S.O. Amin, L. Wang, Efficient FIB caching using minimal non-overlapping prefixes, SIGCOMM Comput. Commun. Rev. 43 (1) (2012) 14-21, doi:10.1145/ 2427036.2427039.
- [17] Y. Liu, L. Wang, B. Zhang, FIFA: fast incremental FIB aggregations, in: Proceedings of the 32nd IEEE International Conference on Computer Communications, INFOCOM, 2013.
- Y. Liu, X. Zhao, K. Nam, L. Wang, B. Zhang, Incremental forwarding table ag-
- for survivable services, in: Proceedings of the 2003 ACM Workshop on Survivable and Self-regenerative Systems in association with 10th ACM Conference on Computer and Communications Security, SSRS'03, ACM, New York, NY, USA, 2003, pp. 64–71, doi:10.1145/1036921.1036928.
- [20] D. Massey, L. Wang, B. Zhang, L. Zhang, Proposal for scalable internet routing and addressing. draft-wang-ietf-efit-00.txt, 2007.
- [21] D. Meyer, L. Zhang, K. Fall, Report From the IAB Workshop on Routing and Addressing, 2007.
- [22] University of Oregon, The Route Views Project, Advanced Network Topology Center and University of Oregon. http://www.routeviews.org/
- [23] [24] N. Sarrar, T.U.B. T-labs, S. Uhlig, R. Sherwood, Leveraging Zipf's law for traffic
- Z.A. Uzmi, M. Nebel, A. Tariq, S. Jawad, R. Chen, A. Shaikh, J. Wang, P. Francis, SMALTA: practical and near-optimal FIB aggregation, in: Proceedings of the Seventh Conference on emerging Networking Experiments and Technologies, CoNEXT'11, 2011, pp. 29:1-29:12, doi:10.1145/2079296.2079325.
- [26] H. Yan, B. Say, B. Sheridan, D. Oko, C. Papadopoulos, D. Pei, D. Massey, IP reachability differences: myths and realities, in: Proceedings of the 2011 IEEE Conference on Computer Communications Workshops (INFOCOM WKSHPS), 2011, pp. 834-839, doi:10.1109/INFCOMW.2011.5928928.
- M. Zadnik, M. Canini, Evolution of cache replacement policies to track heavy-[27] hitter flows, in: Proceedings of the 12th International Conference on Passive and Active Network Measurement, PAM'11, 2011, pp. 21-30.
- [28] X. Zhang, P. Francis, J. Wang, K. Yoshida, Scaling IP routing with the core router-integrated overlay, in: Proceedings of the 2006 IEEE International Conference on Network Protocols, ICNP'06, 2006, pp. 147-156. http://dx.doi.org/10. 1109/ICNP.2006.320208
- [29] X. Zhao, Y. Liu, L. Wang, B. Zhang, On the aggregatability of router forwarding tables, in: Proceedings of the IEEE INFOCOM 2010 Conference, 2010.

[25]

- D. Farinacci, V. Fuller, D. Meyer, D. Lewis, Locator/ID Separation Protocol (LISP), [8] D. Feldmeier, Improving gateway performance with a routing-table cache, in:
- Y. Gao, L. Deng, A. Kuzmanovic, Y. Chen, Internet cache pollution attacks and

- [18]
 - gregation, in: Proceedings of the GlobeCom Conference, 2010. [19] V. Manivel, M. Ahamad, H. Venkateswaran, Attack resistant cache replacement

 - S. Richardson, Vertical aggregation: a strategy for FIB reduction, 1996. offloading 42 (1) (2012) 17-22.