A 6-bit, 1-GS/s, 9.9-mW, Interpolated Subranging ADC in 65-nm CMOS

Takumi Danjo, Masato Yoshioka, Masayuki Isogai, Masanori Hoshino, and Sanroku Tsukamoto, *Senior Member, IEEE*

Abstract-A 6-bit, 1-GS/s subranging analog-to-digital converter (ADC) implemented in 65-nm CMOS is developed. The same capacitor DACs (CDACs) are used to sample the analog signals, thereby eliminating the errors between the coarse and fine decisions that occur when two different samplers are used to capture the signal. Both decisions use the same comparators, and a digitally assisted calibration circuit compensates for the errors in the different threshold levels used for the two decisions. This calibration eliminates redundant comparators, and thus, reduces the area. Reference voltages generators, which are implemented using resistor ladders in conventional subranging ADCs, are eliminated thanks to the use of the CDACs together with interpolation in the comparators. This solves two problems related to the resistor ladder, namely, the trade-off between the settling time and the static-current consumption and signal dependent on-resistance of switches connected to intermediate potential nodes. A test chip fabricated in 65-nm CMOS technology operates at 1 GS/s with SNDR of 32.8 dB. Its active area is 0.044 mm², and its power consumption is 9.9 mW at a 1.1-V supply voltage.

Index Terms—Analog-digital conversion, CMOS analog integrated circuits, foreground calibration, interpolation, subranging.

I. INTRODUCTION

[IGH-SPEED analog-to-digital converters (ADCs) with around 6-bit resolution have been used for oscilloscopes and the read channels of data-storage devices (such as HDDs and DVD drives) since the 1990s [1], [2]. Currently, such ADCs are used in Ethernet, electrical wire-line links, and optical communication systems [3]. Flash ADCs are traditionally used for these applications because of their high operation speed. However, flash ADCs have a drawback: their area and power consumption increase exponentially with the resolution [4]. In addition, because the number of the comparators increases, the input capacitance of the ADC becomes larger, and this often restricts performance [5]. A time-interleaved successive approximation register (SAR) architecture have been used to address these issues and attain conversion speeds of several tens of GS/s [6]. However, although an SAR ADC has high power efficiency, the overall performance deteriorates as the number of time-interleaved channels grows, because the clock delivery needs to

Manuscript received April 02, 2013; revised October 25, 2013; accepted December 09, 2013. Date of publication January 16, 2014; date of current version March 05, 2014. This paper was approved by Associate Editor Jan Craninckx.

The authors are with the Fujitsu Laboratories Ltd., Kawasaki, Japan (e-mail: danjo.takumi@jp.fujitsu.com; yoshioka.mas-02@jp.fujitsu.com; isogai.masayuki@jp.fujitsu.com; m-hoshino@jp.fujitsu.com; tsukamoto. sanro@jp.fujitsu.com).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JSSC.2013.2297416

cover a larger area and clock timing accuracy becomes critical at a high conversion rate. Subranging architectures have coarse and fine decisions wherein the conversion range of the fine decision is determined according to the coarse decision result. This architecture potentially gives a conversion speed, area, and power that are roughly half way between those of flash ADC and SAR ADC. The subranging architecture can thus minimize the problems that arise from the large area of time-interleaved SAR ADCs [6]. To achieve this end, several issues should be addressed. One is that the conversion speed and resolution are limited by the settling time of the reference voltages, because the conventional subranging architecture uses reference resistor ladders to generate various threshold voltages for the coarse and fine decisions. Additionally, the use of different samplers for the coarse and fine decisions [4] causes sampling errors between decisions. Since the sampling errors cannot be compensated for by calibrating the comparators, redundant comparators are needed [7]. To solve these problems, this paper proposes a scheme in which the reference voltages for coarse and fine decisions are generated without using resistive ladders. The proposed scheme eliminates the sampling error by using the same CDACs to capture the input signal for both decisions. In addition, a calibration technique is used to reduce the error caused by the offset voltages of comparators. These measures enable the use of the same comparators for both decisions without any redundant comparators and further reduce the ADC area. Section II of this paper explains the design issues concerning the conventional subranging architecture and the proposed interpolated subranging ADC. Section III describes the circuit implementation of a 6-bit ADC and its calibration method. The results of the measurement of a test chip are presented in Section IV. Section V presents the conclusion.

II. SUBRANGING ADCS

A. Issues With Conventional Subranging ADCs

The operating principle of subranging ADCs is schematically illustrated in Fig. 1 by taking a structure that performs 2-bit coarse and 2-bit fine decisions as an example. First, comparators for the coarse decision convert the analog input signal into a 2-bit digital output signal, specifying in which of the four (= 2^2) subranges the input signal lies. Next, the reference voltages for the fine decision are set to the fine-decision comparators such that the conversion range of the fine conversion coincides with the subrange determined by the coarse decision. The fine decision is then made at a fine-decision resolution of 2 bits, resulting in 4-bit (= 2 + 2) overall resolution. In the example



Fig. 1. Block diagram of operation of a 2-bit + 2-bit subranging ADC.

ADC, the samplers for the coarse and fine decisions sample the analog input signal independently, and this causes errors between decisions due the samplers' gain and timing variations [4]. Another problem arises because a resistor ladder generates the reference voltages of the comparators [8]. Since the ladder nodes are at intermediate potentials rather than VDD or GND, the on-resistances of the switches are high, and these increase the settling time after switching to the fine reference voltage. Although increasing the transistor size of the switch could reduce the switch's on-resistance, the additional parasitic capacitances, and larger clock feed-through and charge injection effects restrict the performance of the ADC [9]. The reference ladder resistance cannot be reduced too much because the static current of the ladder will increase. Alternatively, large on-chip capacitances connecting the ladder nodes to VSS or VDD would reduce the ac output impedance of the ladder but would also enlarge the area.

B. Conventional Subranging ADC With CDACs

In order to resolve the issues found in the switches connected to intermediate potential nodes, CDACs have been used together with an interpolation technique for making the fine decisions [10] (Fig. 2). In this scheme, the switches used for generating a reference voltage in the CDAC are connected to either VDD or GND, not to an intermediate voltage of the resistive ladder. In addition, by using an interpolation technique, only two CDACs are needed to drive all of the comparators when performing the fine decision. Although the settling-time issues due to the resistive ladders are eliminated in the fine decision in [10], different samplers are used for the coarse and fine decisions. Thus sampling errors between the decisions would occur and redundancy is still needed.

C. Proposed Subranging Architecture

In the proposed subranging ADC (Fig. 3), the input signal is sampled into the capacitors of CDACs once, and the same sampled charge is used for the coarse and fine decisions. Interpolating the CDACs' outputs in the comparators generates threshold levels for both decisions, eliminating resistive ladder altogether. Also, the same comparator array performs the coarse and fine decisions by using a calibration setting dedicated for each decision, and this reduces the area occupied by the comparators.



Fig. 2. Block diagram of the conventional circuit with the interpolation scheme.

The comparator array consists of seven dynamic-latch comparators that share their inputs and generates a seven-bit thermometer code. Each comparator uses two input-differential pairs to form a weighted sum of the input signals before the comparison. As explained in Section III-B, the comparator's threshold level is determined by the weights of the sum, which is implemented by sizing the input devices.

The switch control circuits control the switches in the CDACs by using the state signals ϕS , ϕHC and ϕHF . The control circuits also refer to the output of the comparator array T1 to T7 obtained in the coarse decision in order to generate appropriate threshold levels for the fine decision. Signals ϕS , ϕHC and ϕHF are generated by a clock-generator circuit (CLK Gen.) on the basis of a 2-GHz input clock signal, CLK. Signal ϕS has a frequency of 1 GHz with a duty ratio of 25%, ϕHC has 1 GHz and 25%, and ϕHF has 1 GHz and 50% (Fig. 4).

During the sampling period, in which ϕS is "H," ϕHC is 'L' and ϕHF is "L," the input analog signal is sampled by the CDACs. During the coarse decision period, in which ϕS is "L," ϕHC is "H" and ϕHF is "L," the CDACs generate voltages for the coarse decision. The comparators are then activated and the coarse decision results, T1 to T7, are produced. During the fine-decision period, in which ϕS is L, ϕHC is L, and ϕHF is H, the voltage for the fine decision is generated by the CDACs by using T1 to T7. Finally, the comparators are activated again to perform the fine decision, and the output signals from the coarse and fine decisions are synchronized and converted into a 6-bit binary code Dout, which is the output of the ADC. Code TH_CNTL controls the threshold level of each comparator and is comprised of a code DTC for the coarse decision and a code DTF for the fine decision.

III. CIRCUIT IMPLEMENTATION

A. CDAC

To generate an appropriate reference level in the comparator, two differential CDACs, i.e., CDACU and CDACL, each of which is composed of two single-ended CDACs (Fig. 5) are used. CDACU is composed of CDACU_P and CDACU_N, and CDACL is composed of CDACL_P and CDACL_N. Although the analog signal path is fully differential, as can be seen in Figs. 5 and 6, single-ended representations referring to positive



Fig. 3. Block diagram of the proposed ADC.

Fig. 4. Timing diagram of the proposed ADC.

half circuits are often used for simplicity. When needed, a suffix $__P$ or $__N$ are used to specify to whether a positive or negative half circuit is being referred.

Each CDAC is composed of eight unit capacitors, C0 to C7, a reset switch SW, and capacitors CM1 and CM2 for generating the common-mode voltage. The top plates of C0 to C7 and CM1 to CM2 are connected to the CDAC output node. SW is placed between the output node of the CDAC and VDD. The bottom plates of C0 to C7 are connected to either one of VDD, GND, or the input signal VI, through switches controlled by the switch-control circuit, which itself is controlled by ϕ S, ϕ HC, ϕ HF, and T1 to T7. The nominal capacitance of C0 to C7 is 1C, and the nominal capacitance of CM1 and CM2 is 4C. The unit capacitance of the proposed ADC is large enough (1C = 5 fF) that the CDAC can endure the mismatch and kT/C noise.

During the sampling period, the reset switch SW turns on, connecting the top plates of C0 to C7 and CM1 to CM2 to VDD.

Therefore, VU and VL, which are the voltages of the output nodes of CDACU and CDACL, become VDD. The bottom plates of C0 to C7 are connected to the signal input node VI, and the bottom plates of CM1 and CM2 are connected to VDD and GND, respectively.

To generate the voltage for the coarse decision, the bottom plate of CM1 is connected to GND, the bottom plates of C0 to C7 of CDACU are connected to VDD, and the bottom plates of C0 to C7 of CDACL are connected to GND. If the parasitic capacitance at the CDAC output node is neglected, the CDAC output voltages (VU_C and VL_C) can be expressed as

$$VU_{C} = VCM - \left(\frac{1}{2}\right) * (VI - VDD)$$
 (1)

$$VL_{C} = VCM - \left(\frac{1}{2}\right) * VI$$
 (2)

$$VCM = \left(\frac{3}{4}\right) * VDD.$$
(3)

The dependence of the coarse-decision CDAC outputs on the input voltage (VI) is conceptually illustrated in Fig. 6(a).

During the fine-decision operation, both CDACU and CDACL use the thermometer-code output of latches (T1 to T7) on the basis of the coarse decision; the bottom plates of C1 to C7 are connected to either VDD (when Tk is H, k = 1, 2, ..., 7) or to GND (when Tk is L). The bottom plate of C0 in CDACU is connected to VDD, and the bottom plate of C0 in CDACL is connected to GND. The resulting values of VU and VL become

$$VU_{\rm F} = VCM - \left(\frac{1}{2}\right) * \left\{VI - \frac{(p+1)}{8} * VDD\right\}$$
(4)

$$VL_{F} = VCM - \left(\frac{1}{2}\right) * \left(VI - \frac{p}{8} * VDD\right)$$
(5)

where the index p specifies the sum of the thermometer-coded bits obtained in the coarse decision, i.e., p varies between 0 for

Fig. 5. Operational diagram of CDACs.

Fig. 6. Conceptual diagram of CDAC output (a) for coarse decision and (b) for fine decision.

the thermometer code 0000000 and 7 for 1111111. Thus, the difference between the CDAC's output voltages (i.e., VU - VL) for the fine decision is 1/8th (= $1/2^3$) that for the coarse decision. Fig. 6(b) is a conceptual diagram of the outputs VU and VL of the CDAC versus input voltage VI for the fine decision. In our design, the CDACs do not generate an excessively high gate voltage that would cause reliability issues, because there is parasitic capacitance at their output nodes.

B. Interpolating Comparator

Seven active-interpolation comparators Q1 to Q7, each of which has two input pairs, receive the CDACs outputs VU and

VL (Fig. 7). The input pair formed by transistors M1 and M3 receives VU_{P} and VU_{N} , and the pair formed by M2 and M4 receives VL_{P} and VL_{N} (Fig. 8). The pairs pull currents from the source nodes of the cross-coupled inverters that perform the regeneration action. Transistors M1 and M3 are composed of m parallel-connected unit transistors, and M2 and M4 are composed of n parallel-connected unit transistors. For the comparator Qi (i = 1, 2, ..., 7), the values of m and n are expressed as m = i and n = 8 - i.

During the initial stage of the comparator activation, the input transistors operate in saturation because their drain nodes are at VDD. The amount of drain current ID through each unit

Fig. 7. Interpolation of signals with the proposed circuit.

Fig. 8. Schematic diagram of comparator with circuits for controlling the threshold level.

transistor is approximately proportional to the difference between the gate source voltage and the MOS threshold voltage (VTH) in deep-submicron CMOS process technology [10]. In the 65-nm technology of our design, ID can be written as

$$ID = \gamma * \left(\frac{W}{L}\right) * (VG - VS - VTH)$$
$$= \gamma * \left(\frac{W}{L}\right) * VG - \gamma * \left(\frac{W}{L}\right) * (VS + VTH) \quad (6)$$

where γ is a process-dependent coefficient, W and L are the width and length of the unit transistor, VG the input

voltage to the gate, and VS the source-node voltage. The finite source-drain resistance due to the short-channel effect is neglected in (6).

When there are no variations in the device size and characteristics, the difference between the currents pulled from the positive- and negative-source nodes of the cross-coupled inverter of the comparator Qi is expressed as

$$\Delta I = \gamma * \left(\frac{W}{L}\right) (i * \Delta VU + (8 - i) * \Delta VL).$$
(7)
$$\Delta VU = VU_{P} - VU_{N}, \text{ and } \Delta VL = VL_{P} - VL_{N}.$$
(8)

Fig. 9. Simulated controllable range of the comparator's threshold level vs. control code. TT_T0: Typically, T = $25 \,^{\circ}$ C, VDD = $1.2 \,$ V, FF_L+: Fast, T = $-40 \,^{\circ}$ C, VDD = $1.3 \,$ V, SS_H-: Slow, T = $125 \,^{\circ}$ C, VDD = $1.1 \,$ V.

The comparator produces H or L at an equal probability (i.e., 50%/50%) when $\Delta I = 0$. Substituting (1)–(2) or (4)–(5) along with their negative-half-circuit counterparts into (7) produces the nominal threshold level of the comparator Qi (i = 1, 2, ..., 7) for the coarse (Fig. 7) and fine decisions as follows:

$$VQ_{C}(i) = \left(\frac{i}{8}\right) VDD$$
$$VQ_{F}(i) = \left\{\frac{(8-i)}{8}\right\} VQ_{C}(p) + \left(\frac{i}{8}\right) VQ_{C}(p+1).$$
(9)

The coarse-decision threshold voltages are evenly distributed between 0 to VDD from i = 1 to i = 7. The fine-decision threshold voltages are evenly distributed between $VQ_C(p)$ and $VQ_C(p+1)$ with the value of p determined by the coarse decision. This decision-threshold arrangement is consistent with proper operation of the proposed subranging ADC.

C. Comparator-Threshold-Level Adjustment

The proposed comparator has additional current-injection devices for controlling its threshold level (Fig. 8). The current-injection devices are composed of cascaded connections of upper switches SUPj or SUNj, NMOS transistors MPj or MNj, and lower switches SLPj or SLNj (j = 1, 2, ..., 31). A digital threshold controller controls the comparator threshold by switching SUP_j or SUN_j thereby adjusting the total current (ICT) that flows through the current-injection devices. Each comparator has 31 current-injection devices on each of the output nodes OP and ON. The digital code TH CNTL controls the number of active current-injection devices. The simulated relationship between the comparator's threshold level and the control code are plotted for typical, slow, and fast conditions in Fig. 9. Here, ΔVTH is defined as the variation from the original threshold voltage. A negative code value means that the current-injection devices connected to OP are activated,

Fig. 10. Timing diagram for controlling the comparator's threshold level.

and the plus value means the devices connected to ON are activated.

The threshold adjusting devices cause a power and speed penalty since they consume current and add an extra capacitive load to the comparator. To mitigate the extra current consumption, the gate of MPj (MNj) is connected to DP (DN), and SLPj and SLNj are controlled by clock ϕ C (Figs. 8 and 10) so that a current ICT flows momentarily in the initial stage of the comparison. The power penalty due to the static current is reduced in comparison with that of [12], in which the comparator's threshold level is controlled by adding current paths that conduct static currents. In contrast to [13], in which the threshold level is adjusted by adding capacitors at the output nodes, the proposed approach suppresses the speed penalty by using current injection to increase the response speed.

D. Foreground Calibration

As a result of CMOS process variations, the comparators' threshold voltages, VQ_C and VQ_F , are likely different from the values given by (9). The deviation can be expressed as an offset current, IOFF, which is defined as the current that should be added to the comparator's regeneration node to force the comparator into a state that produces H or L with equal probability when the nominal threshold voltage is applied as an input voltage.

The offset current is the sum of two current components. One is the component caused by the difference between the currents through the differential input transistors when the input voltages are held at the nominal threshold voltage. The other component is an extra current, Iext, needed to compensate for asymmetry in regenerative latches including mismatches in parasitic capacitances of the regeneration nodes. This extra current does not depend on the input voltages.

Thus, from (6), the overall offset current can be written as

$$\begin{split} \mathrm{IOFF} &= \gamma * \left\{ \mathrm{m} * \left(\frac{\mathrm{W}_1}{\mathrm{L}_1} \right) * \mathrm{VU}_{_\mathrm{P}} + \mathrm{n} * \left(\frac{\mathrm{W}_2}{\mathrm{L}_2} \right) * \mathrm{VL}_{_\mathrm{P}} \right. \\ &- \mathrm{m} * \left(\frac{\mathrm{W}_3}{\mathrm{L}_3} \right) * \mathrm{VU}_{_\mathrm{N}} - \mathrm{n} * \left(\frac{\mathrm{W}_4}{\mathrm{L}_4} \right) * \mathrm{VL}_{_\mathrm{N}} \right\} + \mathrm{I}_0 \\ &\mathrm{I}_0 = \mathrm{Iext} - \gamma * \left\{ \mathrm{m} * \left(\frac{\mathrm{W}_1}{\mathrm{L}_1} \right) * (\mathrm{VS} + \mathrm{VTH}_1) \right. \end{split}$$

120

80

$$+ n * \left(\frac{W_2}{L_2}\right) * (VS + VTH_2) - m * \left(\frac{W_3}{L_3}\right)$$
$$* (VS + VTH_3) - n * \left(\frac{W_4}{L_4}\right) * (VS + VTH_4) \bigg\}$$
(10)

where the subscript i in (W_i/L_i) corresponds to the values with regard to transistor Mi. The value of I_0 varies among the comparators but does not depend on the input voltages VU and VL; thus, it is common to each comparator for making the coarse and fine decisions.

There are two sets of VU and VL values (VUC, VLC) and (VUF, VLF) corresponding to two nominal threshold voltages, VQC for the coarse decision and VQF for the fine decision, and this results in there being two different offset currents, IOFFC and IOFFF. From (10), the equivalent offset current (IOFF₀) when the input voltages are all VCM as follows:

$$IOFF_{0} = \gamma * \left\{ m * \left(\frac{W_{1}}{L_{1}} \right) * VCM + n * \left(\frac{W_{2}}{L_{2}} \right) * VCM - m * \left(\frac{W_{3}}{L_{3}} \right) * VCM - n * \left(\frac{W_{4}}{L_{4}} \right) * VCM \right\} + I_{0}.$$
(11)

It follows from (10) and (11) that

$$IOFF_{C} - IOFF_{0} = \gamma * \left\{ m * \left(\frac{W_{1}}{L_{1}}\right) * (VU_{C_P} - VCM) + n * \left(\frac{W_{2}}{L_{2}}\right) * (VL_{C_P} - VCM) - m * \left(\frac{W_{3}}{L_{3}}\right) * (VU_{C_N} - VCM) - n * \left(\frac{W_{4}}{L_{4}}\right) * (VL_{C_N} - VCM) \right\}$$

$$(12)$$

$$IOFF_{F} - IOFF_{0} = \gamma * \left\{ m * \left(\frac{W_{1}}{L_{1}} \right) * (VU_{F_P} - VCM) + n * \left(\frac{W_{2}}{L_{2}} \right) * (VL_{F_P} - VCM) - m * \left(\frac{W_{3}}{L_{3}} \right) * (VU_{F_N} - VCM) - n * \left(\frac{W_{4}}{L_{4}} \right) * (VL_{F_N} - VCM) \right\}.$$
(13)

Conversion range of the fine decision is 1/8th (i.e., $= 1/2^3$) of the coarse decision for the proposed 3-bit-coarse and 3-bit-fine subranging configuration. Thus, fine-voltage terms like VU_{F_P} - VCM, measured when the input voltage equals the ideal threshold of a comparator during the fine decision, will be 1/8th of the corresponding coarse-voltage terms like VU_{C_P} - VCM, obtained when the input voltage is adjusted to place the same comparator at the threshold during the coarse decision. Therefore, IOFF_F - IOFF₀ is given by

$$IOFF_F - IOFF_0 = \frac{(IOFF_C - IOFF_0)}{8}.$$
 (14)

From (14), the offset current for the fine decision (${\rm IOFF}_{\rm F})$ becomes

$$IOFF_{F} = \frac{(IOFF_{C} - IOFF_{0})}{8} + IOFF_{0}.$$
 (15)

Note that the generation of VU_F and VL_F for the fine calibration requires the use of either intermediate reference voltages combined with the existing CDACs or higher resolution CDACs, both of which would increase the circuit complexity and area. Instead of using these means, the fine-decision control code is obtained by a digital calculation based on (15).

The flow chart of the calibration is shown in Fig. 11. First, the calibration for the coarse decision is performed. The voltages VU_C and VL_C that correspond to the nominal coarse-decision threshold voltages are generated by the CDACs by connecting the bottom plates of C0 to Ck - 1 to VDD and Ck to C7 to VSS during sampling period for the positive-half CDACs (Fig. 11). (For the negative-half CDACs, connection to VDD and VSS are swapped.) The resulting voltages are output to all comparators. During the coarse calibration, comparator Qk continuously makes decisions and outputs Tk while the control code (TH CNTL) is swept so that the value of ICT increases from the minimum to the maximum (Fig. 10). The threshold controller searches for the threshold control code (TH CNTL) that makes the probabilities of the comparator producing H and L equal. The resulting value of TH CNTL is stored in the register as the control code for the coarse decision (DTCk) for comparator Qk.

To perform the calibration for the fine decision, CDACs are set so that all comparators' input voltages become a common mode voltage VCM, and the threshold controller searches for the control code DT0k that forces the comparator Qk to produce H and L with equal probability (Fig. 11). VCM is generated by connecting the bottom plates of C0 to C7 to VDD in CDACU and C0 to C7 to VSS in CDACL during the sampling period. Since the comparator's threshold voltage linearly depends on the control code, as shown in Fig. 9, the control code for the fine decision (DTFk) can be obtained from (15) as

$$DTFk = \frac{(DTCk - DT0k)}{8} + DT0k \quad (k = 1, 2, ..., 7).$$
(16)

All calibration circuits are implemented on-chip, and no offchip manual adjustment is needed. Since the calibration is done in the foreground, it cannot compensate for the variations due to VDD and temperature changes that happen afterward. Circuit simulations showed that 15% a decrease in VDD from the maximum value (1.3 V) causes the SNDR to deteriorate by 2 dB, and the temperature variation from -40 °C to 125 °C causes the SNDR to change by less than 1 dB. A recalibration is needed when a better accuracy is needed.

In the ENOB-degradation estimation, we calculate the maximum value of the uncompensated offset error when the VDD or temperature value experiences the maximum possible excursion after the foreground calibration. Then the error is translated into the ENOB degradation assuming that the offset causes an additional decision error uniformly distributed with the peak-topeak value equal to the maximum offset error. Note that these

Fig. 11. Flow chart for the foreground calibration.

degradations will be recovered if a calibration is remade after the supply voltage and/or temperature changed.

IV. MEASUREMENT RESULTS

The proposed ADC was fabricated in 65-nm 1P7M CMOS technology with MIM capacitors. A photograph of the chip is shown in Fig. 12. The active area (including the on-chip calibration circuit) is 0.044 mm².

The measured DNL and INL (with and without calibration) are shown in Fig. 13. Before calibration, the DNL and INL each reach 3 LSB. After calibration they are reduced to 0.8 LSB. The measured spectrum after calibration is shown in Fig. 14. Here, the sampling frequency is 1 GS/s and the frequency of the input signal is 501 MHz. The SNDR is 32.8 dB, resulting in 5.16 ENOB at the Nyquist frequency. Here, the output data is decimated by a factor of eight due to limitations in the measurement instruments. SNDR and SFDR are plotted against input frequency in Fig. 15. SNDR stays above 32.8 dB up to the Nyquist frequency. Table I summarizes the performance of the proposed ADC. The power consumption of the whole circuit (including calibration) is 9.9 mW, and FoM is 278 fJ/conv.-step at a 1.1-V supply voltage. The clock drivers account for 40% of the total power, the comparators 22%, the threshold-level controller 32%, and the CDACs 6%.

Fig. 12. Chip micrograph.

To confirm the effect of the use of coarse and fine calibration, we observe the control codes, i.e., DTCk for the coarse decision, DT0k achieved when the comparator inputs are held at VCM, and resulting DTFk for the fine decision. For a chip operating off a 1.2 V supply, the DTCk values were +6, +7, 0, 3, -4, +6, and 0 for k = 1 through 7, and the DTFk values +8, +9, -1, +1, -4, +3, and -4. When we applied the codes DT0k for both the coarse and fine decisions, the measured ENOB was 4.67. When we used the DTCk for the coarse

Fig. 13. Measured DNL and INL.

Fig. 14. Measured spectrum.

Fig. 15. SNDR and SFDR vs. input frequency.

decision and DT0k for the fine decision, the ENOB was 5.20. Using the complete set of the control codes, i.e., DTCk for the coarse decision and DTFk for the fine decision resulted in ENOB of 5.41.

TABLE I SUMMARY OF ADC PERFORMANCE

	Ref. [9]	Ref. [10]	This work
Resolution [bit]	8	6	6
SNDR (Nyquist) [dB]	41.3	34.0	32.8
Conversion rate [GS/s]	0.77	0.7	1.0
Supply voltage [V]	1.2	1.2	1.1
Power consumption [mW]	70	7	9.9
Active area [mm ²]	0.605	0.130	0.044
FoM [fJ/convstep]	940	250	278
Process [nm]	90	90	65
Architecture	subr.	subr.	subr.

V. CONCLUDING REMARKS

An improved subranging architecture was proposed to deal with issues caused by the settling time of the reference voltages and switches connected to intermediate potential nodes in subranging ADCs. In this ADC architecture, the reference-voltage generator and its accompanying switches are eliminated by the use of CDACs and the comparators' threshold level is digitally controlled by means of active interpolation. In addition, to reduce the area of the ADC and sampling error, the same set of comparators (there are no redundant comparators) is used for the coarse and fine decisions. To realize this architecture, different threshold-control codes for the coarse and fine decisions are supplied to each comparator. A digitally assisted control circuit obtains the threshold-control code for the coarse decision by generating an nominal voltage with the CDACs. The code for the fine decision is obtained by digital calculation using the coarse code rather than by using a high-resolution DAC, and all the calibrations are done on-chip.

References

- K. Poulton, J. J. Corcoran, and T. Hornak, "A 1-GHz 6-bit ADC system," *IEEE J. Solid-State Circuits*, vol. SC-22, no. 6, pp. 962–970, Dec. 1987.
- [2] I. Mehr and D. Dalton, "A 500-MSample/s, 6-bit Nyquist-rate ADC for disk-drive read-channel application," *IEEE J. Solid-State Circuits*, vol. 34, no. 7, pp. 912–920, Jul. 1999.
- [3] Y. Nakajima, A. Sakaguchi, T. Ohkido, T. Matsumoto, and M. Yotsuyanagi, "A self-background calibrated 6 b 2.7 GS/s ADC with cascade-calibrated folding-interpolating architecture," in *Symp. VLSI Circuits Dig.*, Jun. 2009, pp. 266–267.
- [4] P. M. Figueiredo, P. Cardoso, A. Lopes, C. Fachada, N. Hamanishi, K. Tanabe, and J. Vital, "A 90 nm CMOS 1.2 V 6 b 1 GS/s two-step subranging ADC," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2006, pp. 568–569.
- [5] F. Maloberti, *Data Converters*. Berlin, Germany: Springer, pp. 155–157.
- [6] Y. M. Greshishchev, J. Aguirre, M. Besson, R. Gibbins, C. Falt, P. Flemke, N. Ben-Hamida, D. Pollex, P. Schvan, and S.-C. Wang, "A 40 GS/s 6 b ADC in 65 nm CMOS," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2010, pp. 390–391.
- [7] B. P. Brandt and J. Lutsky, "A 75-mW, 10-b, 20-MSPS CMOS subranging ADC with 9.5 effective bits at Nyquist," *IEEE J. Solid-State Circuits*, vol. 34, no. 12, pp. 1788–1795, Dec. 1999.
- [8] A. G. F. Dingwall and V. Zazzu, "An 8-MHz CMOS subranging 8-bit A/D converter," *IEEE J. Solid-State Circuits*, vol. SC-20, no. 6, pp. 1138–1143, Dec. 1985.
- [9] K. Ohhata, K. Uchino, Y. Shimizu, K. Oyama, and K. Yamashita, "Design of a 770-MHz, 70-mW, 8-bit subranging ADC using reference voltage precharging architecture," *IEEE J. Solid-State Circuits*, vol. 44, no. 11, pp. 2881–2890, Nov. 2009.
- [10] H. Lee, Y. Asada, M. Miyahara, and A. Matsuzawa, "A 6 bit, 7 mW, 700 MS/s subranging ADC using CDAC and gate-weighted interpolation," *IEICE Trans.*, pp. 422–433, Feb. 2013.
- [11] T. Matsuura, T. Tsukada, S. Ohba, E. Imaizumi, H. Sato, and S. Ueda, "An 8 b 20 MHz CMOS half-flash A/D converter," in *IEEE ISSCC*, *Dig. Tech.*, Feb. 1988, pp. 220–221.
- [12] Y. Tamba and K. Yamakido, "A CMOS 6 b 500 MSample/s ADC for a hard disk drive read channel," in *IEEE ISSCC, Dig. Tech.*, Feb. 1999, pp. 324–325.
- [13] G. Van der Plas, "A 0.16 pF/conversion-step 2.5 mW 1.25 GS/s 4 b ADC in 90 nm digital CMOS process," in *IEEE ISSCC Dig. Tech.*, Feb. 2006, pp. 566–567.
- [14] K. Sushihara and A. Matsuzawa, "A 7 b 450 MSample/s 50 mW CMOS ADC in 0.3 mm²," in *Proc. IEEE ISSCC*, Feb. 2002, pp. 170–171.

Takumi Danjo was born in Osaka, Japan, in 1983. He received the B.S. and M.S. degrees in computer science and systems engineering from Kobe University, Kobe, Japan, in 2006 and 2008, respectively.

In 2008, he joined Fujitsu Laboratories Ltd., Kawasaki, Japan, where he works on high-speed analog-digital converters (ADCs), low-power and high-resolution ADCs, and high-speed I/O and circuits of analog-front-end for applications in ultrasound. His present work is focused on low-power and high-speed I/Os.

Masato Yoshioka received the B.S. and M.S. degrees in electrical engineering from Hiroshima University, Hiroshima, Japan, in 1996 and 1998, respectively.

He joined Fujitsu Laboratories Ltd., Kawasaki, Japan, in 1998. In 2013, he joined Fujitsu Semiconductor Ltd., Akiruno, Japan, where he has been engaged in research and development of low-power ADCs and AFEs.

Mr. Yoshioka served on the Technical Program Committees of the Symposium on VLSI Circuits from 2010 to 2013.

Masayuki Isogai was born in Tokyo, Japan, in 1966. He received the B.S. and M.S. degrees in applied physics from Waseda University, Tokyo, Japan, in 1990 and 1992, respectively. In 2000, ha ising Ewiltyn Somianduatar I th

In 2000, he joined Fujitsu Semiconductor Ltd., Kawasaki, Japan, where he works on logic design of microcontrollers, transcoders, tuners, and digital assistant circuits.

Masanori Hoshino was born in Saitama, Japan, in 1976. He received the B.S. and M.S. degree in materials science and engineering from the Tokyo Institute of Technology, Tokyo, Japan, in 2001 and 2003, respectively.

He joined Fujitsu LSI Solutions Ltd., Kawasaki, Japan in 2003. From 2011 to 2012, he was with Fujitsu Microelectronics Solutions Ltd., Yokohama, Japan. Since 2013, he has been with Fujitsu Semiconductor Ltd., Yokohama, Japan. From 2003 to 2009, he designed digital circuits of SOC and ASIC.

From 2009 to 2013, he performed research and development on digital assistant circuits.

Sanroku Tsukamoto (M'98–SM'11) received the B.S. degree in inorganic science from Nagoya Institute of Technology, Nagoya, Japan, in 1983.

He joined Fujitsu VLSI, Ltd., Kasugai, Japan, in 1986. From 1986 to 1988, he was with Fujitsu, Ltd., Kawasaki, Japan, where he worked on developing CMOS ADC for video application. From 1989 to 2000, he was engaged in CMOS high-speed data converters, mixed-signal LSI for hard disk drives and DVD systems at Fujitsu VLSI Ltd. During the five-year period from 2000 to 2005, he was with

Fujitsu Microelectronics Europe GmbH, Maidenhead, Berksher, U.K. Since 2005, he has been with Fujitsu Laboratories Ltd., Kawasaki, Japan, where he has been a Research Principal engaged in design of ADC for mixed-signal SoC and high speed wireline communication.

Mr. Tsukamoto served on the Technical Program Committees of the IEEE International Solid-State Circuits Conference (ISSCC) from 2006 to 2010 and the Asian Solid-State Circuits Conference (A-SSCC) 2008. He was a guest editor of the IEEE JOURNAL OF SOLID-STATE CIRCUITS Special Issue in December 2008. He was the recipient of the Remarkable Invention Award from the Japanese government in 1998.