Full Length Article

Analysis and implementation of impedance source based Switched Capacitor Multi-Level Inverter

Manjunatha Budagavi Matam\textsuperscript{a,}\textsuperscript{*,} Ashok Kumar Devarasetty Venkata\textsuperscript{b}, Vijaya Kumar Mallapu\textsuperscript{a}

\textsuperscript{a}Department of Electrical Engineering, Jawaharlal Nehru Technological University, Anantapuramu 515002, India
\textsuperscript{b}Department of Electrical and Electronics Engineering, RGMCE, Nandyal 518501, India

\textbf{A R T I C L E   I N F O}

Article history:
Received 1 November 2017
Revised 20 June 2018
Accepted 4 August 2018
Available online xxxx

Keywords:
Pulse width modulation inverters
Self-voltage balancing circuit
Voltage control
Circuit simulation
Total harmonic distortion

\textbf{A B S T R A C T}

In recent years, a numerous Multi-Level Inverter (MLI) topologies are proposed with reduced number of switches and control complexity. An Impedance source based MLI structure with ability of additional boost is proposed in this work. The proposed topology requires one source, one impedance network and reduced number of switches when compared to recently reported inverter literature. Due to Self-voltage Balancing circuit (SBC), the fixed boost of 1.5 times the input and equal voltage across all the capacitors are achieved. An additional boost is obtained by placing impedance network between input source and SBC. The proposed Inverter is compared with existing topologies with respect to a number of sources, number of impedance networks, control switches, voltage balancing and boost capability. A simple level shifted based sinusoidal pulse width modulation technique is adopted for generating gate pulses. Further theoretical analysis and computer aided simulation results are validated with the experimental results.

© 2018 Karabuk University. Publishing services by Elsevier B.V. This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).

\section{1. Introduction}

Novel MLI topology has significant advancement in the field of power electronics, because of numerous advantages over conventional inverters. The conventional two level inverters are facing difficulty in meeting present scenario. The most popular conventional MLI structures are: Diode Clamped MLI (DCMLI), Flying Capacitor MLI (FCMLI) and Cascaded H Bridge MLI (CHMLI) [1–3]. In DCMLI, \((n-1)\) capacitors are used as potential dividers, the voltage unbalancing across these capacitors is a serious concern. Additionally, it requires \((n-1)(n-2)/2\) clamping diodes. For FCMLI, \((n-1)(n-2)/2\) bulky capacitors are required. In CHMLI, separate sources are required for each H Bridge and each bridge produces three levels. These H Bridges are connected in series for generating the required number of levels in output voltage where \(n\) is number of levels in output waveform.

A numerous MLI topologies are proposed to address the drawbacks of conventional MLI’s. In recent years the focus is made on:

Increasing the number of levels in output with asymmetrical voltage sources as reported in [4–6]. These inverters require more than one source with different voltage magnitudes. To obtain different voltages, different turn’s ratio transformers are used. The asymmetrical MLI requires DC sources with different magnitudes and switches of different rating.

A few topologies are proposed by reducing the number of switches [4,7–9] and sources [10–12]. To reduce the number of input sources, series connected capacitors are used as a potential dividers. To achieve balanced voltage across all DC-link capacitors, a separate feedback circuit is used [13,14]. Inverter circuit will become complex due to this approach.

With the conventional or transformer based MLI’s [15–18], in case of any shoot through or miss gating, entire circuit will get damaged. The cost and losses increases due to transformer present in the circuit.

In aforementioned topologies, the maximum available voltage is limited by the input or DC link voltage. In applications like: Photovoltaic system, Electrical vehicles, Dynamic voltage restorer, etc. requires both boost and buck operations [19]. To meet this normally DC-DC converter or Z Source Inverter (ZSI) is used. If a DC-DC converter or Z Source network is integrated with MLI, then separate DC-DC converter or Z network is required across each source [20]. This leads to increased size and cost.

This paper proposes a modified MLI topology, which addresses the drawbacks of conventional inverters and recently reported...
inverters. The proposed system consists of single DC source with the single impedance network to enable boost operation. A bank of series connected capacitor is used as potential dividers without any feedback circuit. To overcome the limitations with asymmetrical voltage, simple self-voltage balancing technique [21] is used for maintaining equal voltage across DC-link capacitors.

The rest of the paper is organized as follows. In Section 2, working of proposed topology along with the modes of operation is explained. Section 3 deals with extended proposed structure. The analysis of the entire inverter circuit is discussed in Section 4. Detailed comparison is presented in Section 5. Simulation and experimental results are shown in Section 6 followed by conclusion in Section 7.

2. Proposed topology

The proposed topology shown in Fig. 1 consists of two parts. Part 1 is Self-voltage Balancing Circuit (SBC), composed of capacitors $C_1 - C_5$, out of which $C_1$ & $C_2$ are the DC bus capacitors and $C_3 - C_5$ are flying capacitors and clamping switches $S_{C1}$ to $S_{C6}$. Part 2 is 7-level inverter topology with level generating switches $S_5 - S_7$ and H Bridge switches $S_1 - S_4$.

The working of part 1 is shown in Fig. 2. The switches used in SBC are divided into two groups. Group 1 consists of $S_{C1}$, $S_{C3}$ and $S_{C5}$ and Group 2 consists of $S_{C2}$, $S_{C4}$ and $S_{C6}$. SBC operates in two modes. In mode I, Group 1 switches are gated and in mode II, Group 2 switches are gated. The gate pulses should develop such
that, when Group 1 switches are turned on Group 2 switches are turned off and vice versa. In this process, all the capacitors are charged to half of the input voltage.

The mode – I operation is shown in Fig. 2(a). In this mode, $C_1$ is parallel with $C_3$ and $C_2$ is parallel with $C_4$. Thus $V_{C_1} = V_{C_3}$ and $V_{C_2} = V_{C_4}$. In mode II, $C_1$ is parallel with $C_4$ and $C_2$ is parallel with $C_5$ shown in Fig. 2(b). Thus $V_{C_1} = V_{C_4}$ and $V_{C_2} = V_{C_5}$.

Due to periodic on and off of Group 1 and Group 2 switches in mode I and mode II respectively, results in equal voltage across all capacitors used in part 1 i.e., all capacitors are charged to half of the input voltage.

Fig. 3 shows the level generating circuit. The proposed topology requires $(1/2)(n-1)$ level generating switches. For generating each level, one level generating switch is turned on as shown in Fig. 3(a), (b) and (c).

All level generating switches along with the SBC part will synthesize balanced positive stepped waveform across H Bridge shown in Fig. 3(d). For generating both positive and negative levels in the output, H Bridge is used. The peak voltage across the inverter is given in (1) and (2).

\[ V_{SRC} = V_{C_3} + V_{C_4} + V_{C_5} \]  

But, $V_{DC} = V_{C_3} = V_{C_4} = V_{C_5}$

\[ V_{SRC} = 3 \times V_{DC} \]

\[ V_{SRC} = \frac{3}{2} \times V_{in} \]  

(2)

where, $V_{DC} = \frac{1}{2} \times V_{in}$

Thus the peak voltage across the inverter is boosted to 1.5 times the input voltage (2).

3. Proposed extended structure with additional boost

Fig. 4 shows the circuit configuration of the proposed MLI, named as Impedance Source based Switched Capacitor Multi-Level Inverter (ISSCMIL) for single phase circuit. The extended structure is composed of three parts, part 1 composed of a single voltage source and impedance network, part 2 is voltage balancing circuit and part 3 is level generator with H Bridge. SBC alone is capable of giving a constant boost of 1.5 times the input voltage and additional boost is achieved with impedance network.
Inverter with impedance source network will operate in three states [22]. State 1 is null state, in this state the capacitor charges from the source voltage. State 2 is shoot through state, in this state the impedance network is short circuited. Capacitors from the source voltage. State 3 is an active state, in this state proposed circuit operates as normal inverter, but the voltage across inverter is boosted. The output voltage of impedance network is given by (3)

\[ V_{2Z} = 2V_L - V_{in} \]  

The boost factor for a conventional impedance source inverter \((B)\) is given by (4)

\[ B = \frac{1}{1 - 2 \times D_{sh}} \]  

Boost factor for proposed topology with impedance network and SBC \((B')\) is given by (5)

\[ B' = 1.5 \times B \]  

Peak output \((\bar{V})\) voltage is given by (6)

\[ \bar{V} = B'V_{in} \]  

where: \(D_{sh}\) is shoot through duty ratio, \(V_L\) is the voltage across inductor and \(V_{in}\) is input voltage.

In proposed circuit, the shoot through generated by turning on the switch \(S_{in}\) for a very short time duration over one switching cycle. A simple boost technique [23,24] is used for generating shoot through pulses with switching frequency of 1000 Hz.

## 4. Analysis of proposed inverter

In this section, inverter analysis is reported with respect to pulse generation, voltage stress across the switches, DC link voltage, switching losses and design of circuit parameters.

### 4.1. Modulation technique

For generating seven level output, three Phase Disposition carriers are used along with sine reference waveform having frequency of 50 Hz. All three carrier signals are in phase having same frequency and amplitude with level shift. To generate shoot through pulses for impedance network, a constant signal is compared with carrier signal. When the magnitude of carrier exceeds the constant value shoot through pulses are obtained. A group of pulses are generated by comparing carrier with reference and the generated pulses are combined by using logical gates before applying to respective switches. Fig. 5(a) shows the PWM generation and Fig. 5(b) shows the gate pulses.

### 4.2. Voltage stress across each switch

Fig. 6 shows the voltage stress across each switches for the proposed circuit with modulation index \((M_o) = 1\).

For all the clamping switches the blocking voltage is 50% of \(V_{2Z}\) (output voltage of impedance network). The switches \(S_1\) to \(S_3\) have to block the 100% and \(S_5\) has to block 50% of \(V_{2Z}\) (output voltage of SBC). The device ratings are chosen based on blocking voltage. Finally, the blocking voltage will depend on maximum boost required.

### 4.3. DC link voltage

The voltage across the inverter is positive stepped waveform. Along with ‘0’ voltage, 4 steps are produced in each quarter cycle. The magnitude of each step is given by

\[ V_{a3b} = (1 - S_3) \times 3 \times \frac{1}{2} \times V_{2Z} \]  

\[ V_{a2b} = (1 - S_2) \times 2 \times \frac{1}{2} \times V_{2Z} \]  

\[ V_{a3b} = (1 - S_3) \times 1 \times \frac{1}{2} \times V_{2Z} \]  

\[ S_j = 0, \text{ when corresponding switch is on}; = 1, \text{ when corresponding switch is off} \]

The generalized expression for voltage across H Bridge is given by

\[ V_{a(j-4)b} = (1 - S_j) \times (8 - J) \times \frac{1}{2} \times V_{2Z} \]  

\[ J = 5, 6 \text{ and } 7. \]

### 4.4. Total switching losses

The losses occur in semiconductor during three instants: when switch is in blocking mode, switch is conducting and switch is changing from on to off or from off to on. The off state losses are insignificant, hence they are neglected [26]. Losses during conduction and switching are considered.

#### 4.4.1. Conduction losses

In proposed topology the number of devices in the current path are always \(3\), i.e., two from H Bridge and one from level generator (excluding capacitor balance circuit). The instantaneous conduction losses in diode and switch is given by

\[ P_{cond,D} = |V_{on,D}(t) + R_DI(t)|I(t) \]  

\[ P_{cond,T} = |V_{on,T}(t) + R_TI(t)|I(t) \]  

where \(V_{on,D}\) and \(V_{on,T}\) and \(R_D\) and \(R_T\) are the on-state voltage drop and on-state resistance of diode and switch respectively and \(m\) is constant related to switch characteristics.

Assuming the output current of the inverter is sinusoidal, \(I(t) = I_m \sin(\omega t)\)

In H Bridge structure, a diode will conducts for \(\phi\) rad in one half cycle and for a period of \((\pi-\phi)\) switch conducts. The conduction losses are derived as follows

\[ P_{cond,D} = \frac{1}{\pi} \left\{ \int_0^{\pi/2} (V_{on,D}(t) + R_DI(t))I(t)dt + \int_{\pi/2}^{\pi} (V_{on,D}(t) + R_DI(t))I(t)dt \right\} \]  

\[ P_{cond,T} = \frac{1}{\pi} \left\{ V_{on,D}(t)I_m(1 - \cos \phi) + \frac{R_D I_m^2}{2} \left[ \phi - \frac{1}{2} \sin 2\phi \right] + V_{on,T}(t)I_m(1 + \cos \phi) + R_TI_m^2 \int_0^{\pi/2} \sin^2 \theta d\theta \right\} \]  

### 4.4.2. Switching losses

To evaluate switching losses, initially the switching losses in one switch is calculated, the same analysis is extended for all switches. To calculate switching losses in one device, the linear approximation of voltage and current during switching instant is...
Fig. 5. (a) Logic for PWM. (b) ON/OFF Pulses.
considered. Power losses when switch is in turn-on period is calculated as follows

$$P_{on} = \int_0^{T_{on}} v(t)i(t)dt = \int_0^{T_{on}} \left\{ \left(\frac{V_{Tr}}{T_{on}} \right) \left( -\frac{i(t-T_{on})}{T_{on}} \right) \right\} d(t)$$

where, $T_{on}$, $V_{Tr}$, and $i$ are the turn-on time of the switch, voltage across the switch and current flowing through when it is turned-on respectively.

$$= \frac{V_{Tr}i_{T_{on}}}{6}$$

(15)
Power losses when switch is in turn-off period is calculated as follows

\[
P_{\text{off}} = \int_0^{T_{\text{off}}} v(t) i(t) dt = \int_0^{T_{\text{off}}} \left( \frac{V_{\text{Tr}}}{T_{\text{off}}} t - \frac{I(t) - I_{\text{off}}}{T_{\text{off}}} \right) dt
\]

where \( T_{\text{off}} \) and \( I \) are the period during which the device is turned-off and current during turned-off.

The average switching losses in the device are given by

\[
P_{\text{sw}} = 2f_c (P_{\text{on}} + P_{\text{off}}) = \frac{1}{2} f_c (T_{\text{on}} + T_{\text{off}}) V_{\text{Tr}}
\]

where, \( f_c \) is the switching frequency. The switching and conduction losses in the individual power switch is evaluated using above relations.

4.5. Design of circuit elements

4.5.1. Design of impedance circuit parameters

The relation between input and output voltage of IS network in terms of shoot through duty ratio (\( D_{\text{sh}} \)) is given by

\[
\frac{V_{\text{ZSI}}}{V_{\text{in}}} = \frac{1}{1 - 2D_{\text{sh}}}
\]

The maximum (\( D_{\text{sh,\ max}} \)) and minimum (\( D_{\text{sh,\ min}} \)) values of shoot through duty ratio is evaluated based on minimum and maximum output voltage required from Impedance network using Eq. (1):

\[
D_{\text{sh,\ max}} = \frac{1}{2} - \frac{V_{\text{in}}}{2 \times V_{\text{ZSI}}} = 0.33
\]

\[
D_{\text{sh,\ min}} = \frac{1}{2} - \frac{100}{2 \times 100} = 0
\]

The maximum and minimum values of shoot through duty ratio are 0.33 and 0.0 respectively. Based on maximum value of shoot through duty ratio, the L and C values of impedance network are designed.

4.5.1.1. Design of inductor used in impedance network. The inductor (\( L_1 \) and \( L_2 \)) used in impedance network is evaluated as,

\[
L_2 = L_1 = \frac{(D_{\text{sh,\ max}} \times V_c)}{(F_{\text{sh}} \times I)}
\]

Table 1

Comparison of Number of Components Required for ISSCMLI and Other Topologies.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Main Switches</td>
<td>2(n-1)</td>
<td>2(n-1)</td>
<td>2(n-1)</td>
<td>(n+3)</td>
<td>(n+3)</td>
<td>2(n-1)</td>
<td>2(n-1)</td>
<td>(n+7) (n+2)</td>
</tr>
<tr>
<td>Main Diode</td>
<td>2(n-1)</td>
<td>2(n-1)</td>
<td>2(n-1)</td>
<td>(n+3)</td>
<td>(n+3)</td>
<td>2(n-1)</td>
<td>2(n-1)</td>
<td>(n+7) (n+2)</td>
</tr>
<tr>
<td>Clamping device</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>2(n-2)</td>
<td>0</td>
<td>(n-1)</td>
</tr>
<tr>
<td>Clamping Diode</td>
<td>0</td>
<td>(n-1)</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>(n-1)</td>
</tr>
<tr>
<td>Flying capacitors</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>DC Bus capacitors</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>DC source</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Impedance</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Voltage Balancing</td>
<td>Poor</td>
<td>Moderate</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>Perfect</td>
<td>NA</td>
<td>Perfect</td>
</tr>
<tr>
<td>DC link voltage</td>
<td>Poor input voltage</td>
<td>Moderate input voltage</td>
<td>NA input voltage</td>
<td>sum of all input voltage</td>
<td>1.5 times input voltage</td>
<td>1.5(2V_L - V_in)</td>
<td>1.5(2V_L - V_in)</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 11. Input voltage and voltage across impedance network.
\( V_c \) is voltage across the capacitor \( C_{Z1} \) or \( C_{Z2} \) at \( (D_{sh,\text{max}}) \). \( V_c \) is obtained using Eq. (20)

\[
V_c = \frac{(1 - D_{sh,\text{max}})}{(1 - 2 \times D_{sh,\text{max}})} \times V_{in}
\]

\( V_c = \frac{(1 - 0.33)}{(1 - 2 \times 0.33)} \times 100 = 197V
\]

\( F_{sh} \) is switching frequency of switch \( S_{sh} \), which is having a frequency of 1000 Hz and \( \Delta I \) is ripple current in the inductor. \( \Delta I \) is obtained as follows,

\[
\Delta I = (4 \text{ to } 5)\% \times I_{\text{out,\text{max}}} \times \frac{V_{Z1}}{V_{in}}
\]

where, \( I_{\text{out,\text{max}}} \) is maximum output current of inverter and it is fixed to 15 A.

\[
\Delta I = 0.04 \times 15 \times \frac{300}{100} = 1.8A
\]

The inductance value is \( L_Z = L_{Z1} = L_{Z2} = \frac{0.33 \times 197}{1000 + 1.8} = 36.11 \text{ mH}
\]
4.5.1.2. Design of capacitor used in impedance network. The capacitor (\(C_{Z1}\) and \(C_{Z2}\)) value used in impedance network is evaluated as:

\[
C_Z = C_{Z1} = C_{Z2} = \frac{I_{\text{out max}} \times D_{\text{in max}}}{(F_1 \times \Delta V_{\text{out}})}
\]

where \(\Delta V_{\text{out}}\) is ripple voltage of capacitor,
\[
\Delta V_{\text{out}} = (1 - 3)\% \text{ of } V_{m}
\]
\[
\Delta V_{\text{out}} = 0.02 \times 100 = 2.0V
\]
\[
C_z = C_{Z1} = C_{Z2} = \frac{(15 \times 0.33)}{(1000 \times 2)} = 2.475 \text{ mF}
\]

4.5.1.3. Design of capacitor used in self-balancing capacitor. The capacitor value used in SBC is evaluated as:

\[
C_{\text{SBC}}(C_1 \text{ to } C_5) = \frac{I_{\text{out max}} \times D_{\text{SBC}}}{(F_{\text{SBC}} \times \Delta V_{\text{out}})}
\]

where \(\Delta V_{\text{out}}\) is ripple voltage of capacitor, \(D_{\text{SBC}}\) is duty cycle of switches used in SBC and \(F_{\text{SBC}}\) is switching frequency used for SBC switches.

\[
\Delta V_{\text{out}} = (1 - 3)\% \text{ of } V_{2SI}
\]
\[ \Delta V_{out} = 0.02 \times 300 = 6V \]
\[ C_{sc} = C_{sc1} = C_{sc2} = \frac{(15 \times 0.5)}{(100 \times 6)} = 12.5 \text{ mF} \]

5. Comparison with other topologies

For highlighting the originality and benefits with the proposed topology, the comparison is made with conventional and with recent topologies. In MLI’s, the consistency and control difficulty is directly proportional to number of switching devices used. Fig. 7 shows the number of switching devices required for conventional, recently reported and proposed inverters. The proposed structure requires a comparatively very less number of switches and a single impedance network. Fig. 8 represents the number of DC bus capacitors required and the voltage unbalance issues increases with increase in number of capacitors. Fig. 9 shows the number of flying capacitors required, in proposed 7-level MLI the number of flying capacitors required are three. Fig. 10 illustrates
the number of clamping switches required for maintaining equal voltage across flying capacitors. With proposed topology at any instant only \((n-1)\) switches (3 from SBC, 1 from level generation and 2 from H Bridge) conducts. The detailed comparison is listed in Table 1.

6. Simulation and experimental results

To validate theoretical analysis and MATLAB results, the experimental setup is developed for the circuit shown in Fig. 4. The parameters used for the simulation are as follows: Input voltage 100 V, Inductance of \(L_{Z1}\) and \(L_{Z2}\) is 36.11 mH, Capacitance of \(C_{Z1}\) and \(C_{Z2}\) 2.475 mF; switches \(S_1\) to \(S_7\) are operated at 50 Hz, \(S_C1\) to \(S_C6\) are operated at 1000 Hz and RL load with resistance of 100 \(\Omega\) and inductance of 2 mH. Figs. 11–14 shows the simulation results of ISSCMLI without shoot through \((D_{sh} = 0)\).

Input voltage along with output voltage of impedance network \((1 \text{ N/W})\) is shown in Fig. 11. As per Eq. \((4)\) if \(D_{sh}\) is zero, the input voltage and output voltage of impedance network is same. All DC link capacitors are charges to equal voltage \((50 \text{ V})\) as shown in Fig. 12. A seven level output waveform with equal step size of 50 V is achieved as shown in Fig. 13. The peak output voltage is 1.5 times the input voltage \((1.5 \times 100 \text{ V})\) is achieved according to Eqs. \((5)\) and \((6)\). The harmonic spectrum for output voltage is shown in Fig. 14. Except shoot through duty ratio \((D_{sh})\), aforementioned simulation parameters are maintained constant. Figs. 15–18 shows the simulation results of ISSCMLI with shoot through duty ratio \((D_{sh})\) of 0.14.

Input voltage along with output voltage of impedance network is shown in Fig. 15. As per Eqn. \((4)\) if \(D_{sh}\) is 0.14, output voltage of impedance network is boosted by 1.39 times the input voltage \((139 \text{ V})\). All switched capacitors are charged to equal voltages.
(68 V) as shown in Fig. 16. A seven level output waveform with an equal step size of 68 V is achieved as shown in Fig. 17. According to Eqns. (5) and (6), the peak output voltage will be 1.5 times the \( V_{ZSI} \) (1.5 \( \times \) 139 V). The harmonic spectrum of output voltage is shown in Fig. 18.

Experimental setup of ISSCMLI was developed in the laboratory is shown in Fig. 19. The following components are used for experimental setup: three unidirectional IGBT’s (S5 to S7) IGU04N60T, 10 no. of FGA15N120 IGBT’s with anti-parallel diodes. FPGA SPARTAN 6 is used to execute inverter controller, IR2110 driver circuit and TLP250 opto coupler is used. Switching frequency in simulation and hardware setup are identical. All the waveforms are measured and recorded with the help of a power quality analyzer (Fluke 434 series II) and RIGOL dual channel oscilloscope. Figs. 20–23 shows...
Fig. 22. Gate pulses for level generating circuit.

Fig. 23. Gate pulses for H bridge switches.

Fig. 24. Voltage across impedance network.
Fig. 25. Voltage across capacitors \(C_3\) to \(C_5\).

Fig. 26. Output voltage of level generating circuit.

Fig. 27. Voltage across the load.
the complete gate pulses. Figs. 24–28 shows the experimental results of ISSCMLI without shoot through. Voltage waveforms and Total Harmonic Distortion (THD) are almost same with the respective simulation results.

The shoot through pulses with magnitude of 5 V (5 V/div) for switch Ssh with shoot through duty ratio of 0.14 is shown in Fig. 20. The Fig. 21 shows the gate pulses for the switches present in the balancing circuit. The pulse waveform shown in channel 1 is used to drive the odd numbered switches and pulse shown in channel 2 is used to drive the even numbered switches. The switching pulses for switches used in level generation unit are shown in Fig. 22. The pulses shown in channel 1 is used to drive the switch S5 and pulses shown in channels 2 and 3 are used to drive the switches S6 and S7 respectively. Fig. 23 shows gate pulses for switches used in polarity generation unit. The pulse shown in channel 1 is used to drive the switches S1 and S2. The switches S3 and S4 are gated with the pulses shown in channel 2.

Fig. 24 shows the output voltage of Impedance network. Fig. 25 shows the voltage distributed across Switched capacitors C3 to C5. The output voltage of level generating circuit is shown in Fig. 26. The peak voltage across the load is 1.5 times the VZSI shown in Fig. 27 and harmonic spectrum is represented in Fig. 28.
Figs. 29–33 shows the experimental results of ISSCMLI with shoot through duty ratio \((D_{sh})\) of 0.14. Fig. 29 shows the output voltage of Impedance network, it is boosted to 1.39 times the input voltage. Fig. 30 shows the voltage distributed across capacitors \(C_3\) to \(C_5\). The output voltage of level generating circuit is shown in Fig. 31. Fig. As shown in Fig. 32, the peak voltage across the load is boosted to 1.5 times the output voltage of impedance network. Fig. 33 represents the harmonic spectrum.

The percentage of fundamental and harmonic content is obtained from FFT analysis tool. By using Eq. (24), the THD is calculated. Theoretical THD = 13.4%.

\[
THD = \sqrt{\sum_{n=2}^{\infty} \frac{V_{n,rms}^2}{V_{fund,rms}^2}}
\]

where: \(V_{n,rms}\) is the RMS voltage of the \(n^{th}\) harmonic,
\(V_{fund,rms}\) is the RMS voltage of the fundamental component.

The efficiency of proposed inverter from Eqn. (25) is 93%, which is higher than the inverter presented in [27].

\[
Efficiency = \frac{V_{out,rms} \times I_{out,rms} \times PF}{V_{in} \times I_{in} \times V_{fg}}
\]

Fig. 34 shows the peak output voltage obtained with theoretical calculation, simulation and experimental results and it is observed that peak value obtained for different shoot through ratios are equal. The suggested range of Shoot through duty ratio \((D_{sh})\) is 0–0.33. The switching losses in the individual switch is given in Table 2.

Fig. 31. Output voltage of level generating circuit.

Fig. 32. Voltage across the load.

Fig. 33. Total Harmonic Distortion.
7. Conclusions

This paper proposes Impedance Source Switched Capacitor Multilevel Inverter with enhanced boost capability with less number of switching devices compared to conventional and recently reported multilevel inverters. Seven level output is achieved by using one input source and one impedance network. The balanced voltage across all the capacitors is obtained by using self-voltage balance circuit. All the capacitors are charged to half of the input voltage. At any instant (n-1) switches are conducting, which is far less than conventional MLI. All the switches are operated at the lower frequency result in lower switching losses. The experimental setup is developed based on simulation parameters and it is observed that both results are closely identical.

References


