The influence and explanation of fringing-induced barrier lowering on sub-100 nm MOSFETs with high-\textit{k} gate dielectrics

Ma Fei(马 飞), Liu Hong-Xia(刘红侠), Kuang Qian-Wei(匡潜玮), and Fan Ji-Bin(樊继斌)

Key Laboratory of Ministry of Education for Wide Band-Gap Semiconductor Material and Devices, School of Microelectronics, Xidian University, Xi’an 710071, China

(Received 17 October 2011; revised manuscript received 17 November 2011)

The fringing-induced barrier lowering (FIBL) effect of sub-100 nm MOSFETs with high-\textit{k} gate dielectrics is investigated using a two-dimensional device simulator. An equivalent capacitance theory is proposed to explain the physics mechanism of the FIBL effect. The FIBL effect is enhanced and the short channel performance is degraded with increasing capacitance. Based on equivalent capacitance theory, the influences of channel length, junction depth, gate/lightly doped drain (LDD) overlap length, spacer material and spacer width on FIBL is thoroughly investigated. A stack gate dielectric is presented to suppress the FIBL effect.

Keywords: high-\textit{k} gate dielectric, fringing-induced barrier lowering, stack gate dielectric, MOSFET

PACS: 73.40.Qv, 73.61.Ng

DOI: 10.1088/1674-1056/21/5/057305

1. Introduction

As MOSFET size continues to scale down to sub-100 nm, the thickness of SiO$_2$ is reduced to keep a sufficient current driving capability. However, when the thickness of SiO$_2$ is thinner than 1.5 nm, the direct tunneling current increases dramatically, which becomes a main limiting factor in complementary metal oxide semiconductor (CMOS) technology.$^{[1]}$ High-\textit{k} materials as alternative dielectrics are widely studied, and have larger physical thicknesses to prevent direct tunneling.$^{[2]}$ Unfortunately, a side effect called fringing-induced barrier lowering (FIBL) becomes a serious threat to reliability when the thickness of the gate dielectric is comparable to the channel length.$^{[3]}$ With the increase in the physical thickness of the gate dielectric, the electric field lines originating from the bottom of the gate electrode and terminating on the source and drain region increase.$^{[4]}$ These electric lines form an electrical field originating at the drain, penetrating into the channel through the high-\textit{k} dielectric and suppressing the barrier height from the source to the channel.$^{[5]}$ This causes lower threshold voltage, worse sub-threshold swing and increased off-state current.$^{[6]}$ In this paper, the off-state current is used to characterize the degradation of devices with high-\textit{k} gate dielectrics.

Some research has been conducted to understand the effect of FIBL on the device and circuit performances of MOSFETs with high-\textit{k} gate dielectrics.$^{[7-10]}$ FIBL is investigated using different device structures, such as the effective oxide thickness, the gate length, the junction depth, and the spacer width. However, these studies have not explained the physical mechanism of the FIBL effect thoroughly. Mohaoatra \textit{et al.}$^{[11]}$ proposed an equivalent electrical distance theory to describe the FIBL effect, but the influence of the spacer on the device characteristics has not been included.

In the present paper, an equivalent capacitance theory is proposed to explain the physics mechanism of MOSFETs with high-\textit{k} gate dielectrics. For the first time, the equivalent capacitance is used to describe the influence of the FIBL effect. By analyzing the factors affecting the capacitance, the physics behind the FIBL effect can be explained. The influence of structure parameters on FIBL is investigated using the two-dimensional device simulator ISE–TCAD. The effect of the gate dielectric stack on device performance is also presented.

Project supported by the National Natural Science Foundation of China (Grant Nos. 60936005 and 61076097), the Cultivation Fund of the Key Scientific and Technical Innovation Project of Ministry of Education of China (Grant No. 708083), and the Fundamental Research Funds for the Central Universities, China (Grant No. 20110203110012).

*Corresponding author. E-mail: flyinghorse-1000163.com

© 2012 Chinese Physical Society and IOP Publishing Ltd
2. Device structure and parameters

nMOSFETs with a lightly doped drain (LDD) structure are used in this study. A spacer layer with heavily doped source/drain extensions is deposited. Figure 1 shows a cross-section view of the device structure. The process and structure parameters are shown in Table 1.

![Schematic cross-section of nMOSFETs with an LDD structure.](image)

Fig. 1. Schematic cross-section of nMOSFETs with an LDD structure.

Table 1. The process and structure parameters of the nMOSFETs.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>n⁺ poly-Si doping concentration/10⁸⁰ cm⁻³</td>
<td>1</td>
</tr>
<tr>
<td>n⁺ source/drain doping concentration/10²⁰ cm⁻³</td>
<td>1</td>
</tr>
<tr>
<td>n⁻ LDD regions doping concentration/10¹⁹ cm⁻³</td>
<td>1</td>
</tr>
<tr>
<td>p⁻ substrate doping concentration/10¹⁸ cm⁻³</td>
<td>4</td>
</tr>
<tr>
<td>channel length L/µm</td>
<td>32</td>
</tr>
<tr>
<td>channel width W/µm</td>
<td>1</td>
</tr>
<tr>
<td>equivalent gate dielectric thickness Tox/nm</td>
<td>1</td>
</tr>
<tr>
<td>spacer width Wₙ/µm</td>
<td>40</td>
</tr>
<tr>
<td>LDD junction depth xj/µm</td>
<td>15</td>
</tr>
<tr>
<td>gate/LDD overlap length Lₜox/nm</td>
<td>9</td>
</tr>
</tbody>
</table>

In the ISE-TCAD simulation, DopingDep, HighFieldSat and Enormal are used as the mobility models. Band gap narrowing is used as the band gap model. The source contact and substrate contact are connected to the ground.

3. Physics mechanism of the FIBL effect

In this paper, the dielectric permittivity of the gate varies from 3.9 (SiO₂) to 80 (TiO₂). In order to keep the same gate oxide capacitance, the equivalent thickness of the high-k gate dielectric is given as

\[ T_k = \frac{k \times T_{ox}}{3.9}, \]

where \( k \) is the permittivity of the high-k gate dielectric and \( T_{ox} \) is the equivalent thickness of SiO₂.

Figure 2 shows a schematic of the coupling paths from the drain and gate electrodes through different paths to a point near the source in the channel. The coupling paths are introduced to indicate the electric field line path terminating the channel region. With increasing capacitance, the gate/drain electrode is closely coupled to the channel, and the influence of the gate/drain on the channel is enhanced. \( C_{cp} \) is expressed as

\[ C_{cp} = a \times \frac{\varepsilon_{in} \times S_{cp}}{T_{phy}}, \]

with

\[ S_{cp} = W \times L_{eff}, \]

where \( a \) is the fitting parameter between 0 and 1; \( \varepsilon_{in} \) is the permittivity of the dielectric between the equivalent capacitance plates; \( S_{cp} \) is the area of the equivalent capacitance plates; \( T_{phy} \) is the physical distance between the two electrodes of the equivalent capacitance; \( L_{eff} \) is the length of the equivalent capacitance plate; and \( W \) is the channel width, a constant equal to 1 µm. Therefore, the equivalent capacitance is shown as follows:

\[ C_{cp} \propto \frac{\varepsilon_{in} \times L_{eff}}{T_{phy}}, \]

where \( L_{eff} \) is the channel length \( (L_{eff} = L) \), \( \varepsilon_{in} \) is the gate dielectric permittivity \( (\varepsilon_{in} = k) \), and \( T_{phy} \) is the thickness of the high-k gate dielectric \( (T_{phy} = T_k) \), which can be obtained from Eq. (1). Thus, the equivalent coupling capacitance from the gate electrode to the channel is constant. It is concluded that the FIBL effect induced by the high-k gate dielectric is determined mainly by the coupling effect from the drain electrode to the channel region.

The drain electrode is coupled to the channel region through the substrate, gate, and spacer. Here, we define three coupling paths from the drain electrode to the channel region. They are path I (through the substrate), path II (through the gate) and path III, respectively. Path III is comprised of path III₇ (through the gate) and path III₅ (through the spacer). Based on the three coupling paths, the influences of the structure parameters (the channel length, junction depth, gate/LDD overlap length, spacer...
width, spacer permittivity and gate stack scheme) on FIBL are investigated.

From Fig. 2, it can be found that path I (through the substrate) is independent of gate dielectric constants. From both Figs. 3 and 4, we can see that for the same channel length and junction depth, $I_{\text{off}}$ increases with the increase in gate dielectric permittivity. That is mainly due to the coupling effect of the drain electrode through paths II and III, which will be analysed in the following section.

4. Results and discussion

Figure 2 shows that the coupling through path I (through the substrate) is related to the channel length and the junction depth, which correspond to $T_{\text{phy}}$ and $L_{\text{eff}}$ in Eq. (4), respectively. When the channel length decreases or junction depth increases, the equivalent capacitance $C_{\text{cp}}$ increases. Therefore, the coupling effect from the drain electrode to the channel increases, the FIBL effect increases and a large off-state current is obtained.

Figure 3 shows the dependences of off-state current $I_{\text{off}}$ on channel length $L$ for different gate dielectric constants. From the figure, it can be found that the off-state current performance degradation is bigger for short channel lengths. This is mainly due to the fact that the coupling effect from the drain through the substrate to the channel region increases with decreasing channel length, which corresponds to the $T_{\text{phy}}$ in Eq. (4). The FIBL effect then becomes obvious, and a large off-state current is obtained.

Figure 3 shows the dependences of off-state current $I_{\text{off}}$ on channel length $L$ for different gate dielectric constants. From the figure, it can be found that the off-state current performance degradation is bigger for short channel lengths. This is mainly due to the fact that the coupling effect from the drain through the substrate to the channel region increases with decreasing channel length, which corresponds to the $T_{\text{phy}}$ in Eq. (4). The FIBL effect then becomes obvious, and a large off-state current is obtained.

The coupling through path II (through the gate) is related to the dielectric permittivity and gate/LDD overlap area, which correspond to $\varepsilon_m$ and $L_{\text{ov}}$ in Eq. (4), respectively. A smaller equivalent capacitance is obtained for shorter gate/LDD overlap length $L_{\text{ov}}$ and smaller gate dielectric permittivity, and the coupling effect of the drain electrode on the channel through path II is decreased. Thus, the FIBL effect is suppressed and a small off-state current is obtained.

Figure 4 shows the dependences of the off-state current $I_{\text{off}}$ on junction depth $x_j$ for different gate dielectric constants. It can be seen from the figure that the off-state current increases with the increase in junction depth, which corresponds to $L_{\text{off}}$ in Eq. (4). This is consistent with the above theoretical analysis.

From Fig. 2, it can be found that path I (through the substrate) is independent of gate dielectric constants. From both Figs. 3 and 4, we can see that for the same channel length and junction depth, $I_{\text{off}}$ increases with the increase in gate dielectric permittivity. That is mainly due to the coupling effect of the drain electrode through paths II and III, which will be analysed in the following section.
$L_{\text{eff}}$ and $\varepsilon_{\text{in}}$ in Eq. (4), respectively. The coupling effect increases with the increase in equivalent capacitance. The FIBL effect is then enhanced, and a large off-state current is obtained. The figure accords well with the theoretical analysis.

Coupling path III is composed of two parts, path III$_S$ (through the spacer) and path III$_G$ (through the gate). Path III$_S$ is related to spacer width ($W_s$) and spacer dielectric permittivity, which correspond to $L_{\text{eff}}$ and $\varepsilon_{\text{in}}$ in Eq. (4), respectively. Path III$_G$ is related to the gate dielectric permittivity, which corresponds to the $\varepsilon_{\text{in}}$ in Eq. (4). Thus, the coupling effect through path III can be equivalent to two capacitors in series, which correspond to path III$_G$ and path III$_S$, respectively. The total capacitance increases. The coupling effect from the drain electrode to the channel then increases, and the FIBL effect and the off-state current increase.

Figure 6 shows the dependences of the off-state current $I_{\text{off}}$ on spacer permittivity and spacer width $W_s$ for different gate dielectric constants.

Figure 7 shows simulated equipotential contours of a MOSFET with a stack gate structure. The interface material is SiO$_2$, and the thickness of the SiO$_2$ layer is 0.6 nm. The high-$k$ material is TiO$_2$ and the equivalent thickness of TiO$_2$ is 0.4 nm. Figures 7(a) and 7(b) are the bottom SiO$_2$ layer and the top SiO$_2$ layer, respectively. It can be observed that most of the fringing field lines originate from the drain region through the SiO$_2$ layer. This means that the coupling effect of the drain electrode to the channel is mainly through the SiO$_2$ layer. Small $\varepsilon_{\text{in}}$ is obtained in Eq. (4), and the FIBL effect is suppressed. The $T_{\text{phy}}$ value of the bottom SiO$_2$ layer is small compared with that of the top SiO$_2$ layer, which can suppress FIBL effect better.

Figure 8 shows the dependences of the off-state current $I_{\text{off}}$ and gate direct tunneling current $I_g$ on the ratio of oxide thickness to effective dielectric thickness. We can see that the thinner SiO$_2$ layer induces a bigger off-state current. On the other hand, a thinner SiO$_2$ results in a thicker total effective dielectric layer,
which induces a smaller gate leakage current. Therefore, the ratio of oxide thickness to effective dielectric thickness needs to be optimized for the stack gate dielectric. There have been trade-off problems between the off-state current and the gate leakage current with increasing thickness of SiO$_2$. For nMOSFETs with a 32 nm channel length and a 1 nm equivalent oxide thickness, HfO$_2$ is used as the high-$k$ dielectric material, and the oxide thickness is about 60 percent (marked by a dashed line in Fig. 8) of the effective thickness of the gate dielectric, which is a reasonable choice for the gate structure. We can obtain better characteristics of both the off-state current and the gate leakage current for this structure.

![Graph showing the dependence of $I_{\text{off}}$ and $I_g$ on the ratio of oxide thickness to effective dielectric thickness.](image)

**Fig. 8.** Dependences of $I_{\text{off}}$ and $I_g$ on the ratio of oxide thickness to effective dielectric thickness.

5. Conclusion

A comprehensive analysis of FIBL in sub-100 nm MOSFETs with high-$k$ gate dielectrics is investigated using two-dimensional numerical simulations. An equivalent coupling capacitance theory is proposed, which gives better insight into the physics of the FIBL phenomenon. The coupling effect of the drain electrode on the channel through different kinds of paths enhances the FIBL effect and induces a large off-state current, which can be controlled by combining a low-$k$ spacer, short spacer width, low junction depth and small gate/LDD overlap length. The stack gate dielectric is shown to suppress the FIBL effect, in particular when the permittivity of the bottom layer is smaller than that of the top layer.

References