# A Novel Single-Input Dual-Output ThreeLevel DC-DC Converter 

Amir Ganjavi, Hoda Ghoreishy, and Ahmad Ale Ahmad


#### Abstract

This paper proposes a novel non-isolated single-input dual-output three-level dc-dc converter (SIDO-TLC) appropriate for medium and high voltage applications. The SIDO-TLC is an integration of the threelevel buck and boost converters, whose output voltages are regulated simultaneously. Reducing voltage stress across semiconductor devices, improving efficiency, and reducing inductors size are among the main merits of the new topology. Moreover, due to the considerably reduced volume of the step-down filter capacitor, a small film capacitor can be used instead, whose advantages are lower ESR and a longer lifespan. A closed-loop control system has been designed based on a small-signal model derivation in order to regulate the output voltages along with the capacitors' voltage balancing. In order to verify the theoretical and simulation results, a 300 W prototype was built and experimented. The results prove the aforementioned advantages of the SIDO-TLC, and the high effectiveness of the balancing control strategy. Furthermore, the converter shows very good stability, even under simultaneous step changes of the loads and input voltage.


Index Terms- Multiport converter, non-isolated dc-dc converter, single-input dual-output dc-dc converter (SIDOC), single-input dual-output three-level dc-dc converter (SIDO-TLC), three-level converter.

## I. Introduction

MULTIPORT dc-dc converters have attracted a great deal of research interest recently, which could be attributed to the growing demand of renewable energy, the development of power electronic systems, and the increasing use of microgrids. Compared to several separate dc-dc converters, multiport dc-dc converters suggest a compact structure with a lower cost and less component counts [1]-[5]. At higher voltages, switches voltage stress is a major challenge for multiport dc-dc converters. The reason for that are the issues such as the cost and the inaccessibility of high voltage switches, which could also have a negative effect on overall efficiency due to their

[^0]high forward voltage drop and ON-state resistance. Moreover, the typical semiconductors used in high voltage applications are IGCT and high voltage IGBT [6], [7], which are not good solutions for multiport dc-dc converters. Due to the very high switching losses of those switches, their switching frequency is practically limited to about 1 KHz [6], [7]; therefore, the size of the passive components will increase dramatically. This study aimed at designing a high-efficiency multiport dc-dc converter with reduced voltage stress across semiconductor devices and shrunken passive components size.

Reference [8] proposes a bidirectional multiple-input multiple-output dc-dc converter based on the triangular modular multilevel dc-dc converter. In this converter, the voltage stress on switches is shared amongst the levels. In addition to its complex control system, the converter is not capable of generating buck and boost output voltages at the same time. As a result, it requires two separate circuits with different topologies to generate each voltage separately. In [9], a non-isolated single-input dual-output dc-dc converter (SIDOC) is proposed, which one of its outputs is boost and the other one is buck at the same time. The converter's topology is achieved through the substitution of two series-connected switches with the control switch of the conventional boost converter. The voltage stress on each switch and the diode is equal to the boost output voltage, making the converter appropriate for low-voltage applications. Meanwhile, because of high voltage stress on the diode and the series added switches, and also due to the lack of proper high input current distribution (which is typically the case in the single-input multiple-output converters) among the switches, the converter's both conduction and switching losses are high, which can lead to a fairly low system efficiency. Reference [10] proposes an isolated SIDOC, which comprises four diodes and only one power switch. However, in order to increase the efficiency and cope with the high current stress, two paralleled high-current switches with soft-switching method have been used in the experimental prototype. A number of studies have been found proposing multiport multi-level converters [11]-[13]. In [12], a non-isolated SIDOC is proposed, which is a combination of the sepic and five-level boost converters. The converter is composed of one switch and 10 diodes. The voltage stress on the switch is reduced to one-fifth of the high voltage side. Yet, high number of diodes may affect the reliability of the system. Moreover, reducing the passive components size,
which is one of the advantages of the multi-level structures, has not been achieved through the proposed converter.

This paper presents a newly designed, non-isolated singleinput dual-output three-level dc-dc converter (SIDO-TLC). With an appropriate control strategy, the converter benefits from both the three-level and multiport structures. Owing to its three-level structure, the proposed converter has the advantages of reduced voltage stress on switches and diodes, reduced passive components size, and improved efficiency. This paper has been arranged as follows: the following section offers the proposed converter and describes its operation principles and the related switching states. This section also analyzes the steady-state operation. In section III, the closed-loop and balancing control strategies are proposed, and the dynamic characteristics of the SIDO-TLC are analyzed through the obtained small-signal model. In section IV, the experimental results are demonstrated to verify the converter's behavior. Finally, a summary is provided in section V.

## II. Principle of Operation

## A. Switching States, Main Waveforms, and Operating Cases

Fig. 1 shows the circuit diagram of the proposed SIDO-TLC. In this figure, $v_{i n}$ is the input voltage, $v_{01}$ is the step-up output voltage, and $v_{o 2}$ is the step-down output voltage. The series capacitors $C_{11}$ and $C_{12}$ are the filter capacitors of the step-up output, while $C_{2}$ is the filter capacitor of the step-down output. The converter is composed of four power switches: $S_{1}, S_{2}, S_{3}$, and $S_{4}$, with anti-parallel diodes, and two power diodes: $D_{11}$ and $D_{12}$. Table I shows the switching states, the unfiltered stepdown output voltage $v_{a b}$, the instantaneous voltages of inductors $v_{L 1}$ and $v_{L 2}$, the series capacitors' currents $i_{c 11}$ and $i_{c 12}$, and also the capacitors' voltage change (magnitude and direction).

As can be seen from Table I, several switching states can not only generate the same output voltages, but also have the same charging states. In other words, they have identical equivalent circuits. Furthermore, some other switching states generate the same output voltages and just their charging states are different $((5,6) \&(7,8) ;(9,10) \&(11,12) ; 13 \& 14)$. It appears that this wide variety of redundancies can guarantee the precise balancing of the series capacitors, which will be discussed in next sections.

Regarding the duty-cycles of the switches, there are three possible operating cases named $\mathrm{A}, \mathrm{B}$, and C for the SIDO-TLC. In the ideal situation, the control signals of $S_{1}$ and $S_{4}$ have the same duty-cycles $\left(d_{S 1}=d_{S 4}=d_{1}\right)$ and are 180 degree phaseshifted. In the same way, the control signals of $S_{2}$ and $S_{3}$ have the same duty-cycles $\left(d_{s 2}=d_{s 3}=d_{2}\right)$ and are 180 degree phaseshifted. In order to achieve the afore-mentioned phase-shifts, two saw-tooth carriers with the same frequency and 180 phaseshift are used in each operating case. Depending on $d_{1}$ and $d_{2}$ values, the operating cases can be expressed as follows:
Case A: $\left(1 / 2<d_{1} \& d_{2}<1\right) \&\left(d_{1}>d_{2}\right)$.
Case B: $\left(1 / 2<d_{1} \& d_{2}<1\right) \&\left(d_{1}<d_{2}\right)$.
Case C: $\left(d_{2}+1 / 2<d_{1}<1\right) \&\left(0<d_{2}<1 / 2\right)$.
According to all possible duty-cycles and output voltage


Fig. 1. The proposed SIDO-TLC.


Fig. 2. Operating range of the output voltage gains with variation of duty-cycles $d_{1}$, and $d_{2}$.
limits in each case, the operating range of the SIDO-TLC is defined in Table II based on the steady-state evaluation. Accordingly, Fig. 2 illustrates the operating range of the SIDO-TLC by showing the voltage gain surfaces with variation of duty-cycles $d_{1}$ and $d_{2}$. As it is seen in Fig. 2, although the proposed converter regulates two output voltages independently and at the same time fulfill the task of a threelevel control strategy, the converter spans a wide range of dutycycles. That is because all three possible cases in which the converter can regulate the output voltages along with its threelevel control strategy are defined for the proposed converter. Also, Fig. 3 shows the main waveforms of the SIDO-TLC as well as its switching states in each case. As depicted in Fig. 3, $v_{a b}$ varies between 0 and $V_{o 1} / 2$ in the operating cases A and B, while it varies between $V_{01} / 2$ and $V_{o 1}$ in case C. Meanwhile, due to the utilized switching sequence in each case, the effective ripple frequencies of the inductors currents and $v_{a b}$ are twice as much as the switching frequency. This will help the designer to reduce the passive components size without increasing the switching frequency.

## B. Static Gain

By applying inductors' volt-second balance in one-second of the switching period, both step-up and step-down gains can be

TABLE I
Switching States For the Sido-TlC (Arrows Indicate Magnitude and Direction- $R_{01}$ Is the Resistive Load at the Step-Up Terminal)

| Switching state | $S_{1}$ | $S_{2}$ | $S_{3}$ | $S_{4}$ | Vab | $V_{L 1}$ | $V_{L 2}$ | ic11 | ic12 | $C_{11}$ | $C_{12}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 2 3 4 | 0 0 0 0 | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | 0 | $V_{i n}-V_{o 1}$ | $-V_{o 2}$ | $i_{L 1}-V_{o 1} / R_{o 1}$ | $i_{L 1}-V_{o 1} / R_{o 1}$ | $\uparrow$ | $\uparrow$ |
| 5 | 0 | $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | 0 | $V_{i n}-V_{o 1} / 2$ | $-V_{02}$ | $i_{L 1}-V_{01} / R_{01}$ | $-V_{01} / R_{01}$ | $\uparrow$ | $\downarrow$ |
| $\begin{aligned} & 7 \\ & 8 \end{aligned}$ | 1 <br> 1 | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | 0 | $V_{i n}-V_{o 1} / 2$ | $-V_{02}$ | $-V_{o 1} / R_{01}$ | $i_{L 1}-V_{o 1} / R_{o 1}$ | $\downarrow$ | $\uparrow$ |
| $\begin{gathered} 9 \\ 10 \end{gathered}$ | $\begin{aligned} & \hline 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $V_{01} / 2$ | $V_{i n}-V_{o 1}$ | $V_{o 1} / 2-V_{o 2}$ | $i_{L 1}-V_{o 1} / R_{o 1}$ | $i_{L 1}-i_{L 2}-V_{o 1} / R_{o 1}$ | $\dagger$ | $\uparrow$ |
| $\begin{aligned} & 11 \\ & 12 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $V_{01} / 2$ | $V_{i n}-V_{o 1}$ | $V_{o 1} / 2-V_{o 2}$ | $i_{L 1}-i_{L 2}-V_{o 1} / R_{o 1}$ | $i_{L 1}-V_{o 1} / R_{o 1}$ | $\uparrow$ | $\dagger$ |
| 13 | 1 | 0 | 1 | 1 | $V_{01} / 2$ | $V_{i n}-V_{o 1} / 2$ | $V_{o 1} / 2-V_{o 2}$ | $i_{L 1}-i_{L 2}-V_{o 1} / R_{o 1}$ | $-V_{01} / R_{01}$ | $\uparrow$ | $\downarrow$ |
| 14 | 1 | 1 | 0 | 1 | $V_{01} / 2$ | $V_{i n}-V_{o 1} / 2$ | $V_{01} / 2-V_{o 2}$ | $-V_{01} / R_{o 1}$ | $i_{L 1}-i_{L 2}-V_{o 1} / R_{o 1}$ | $\downarrow$ | 4 |
| 15 | 1 | 0 | 0 | 1 | $V_{01}$ | $V_{i n}-V_{01}$ | $V_{01}-V_{o 2}$ | $i_{L 1}-i_{L 2}-V_{o 1} / R_{01}$ | $i_{L 1}-i_{L 2}-V_{o 1} / R_{o 1}$ | $\dagger$ | $\uparrow$ |
| 16 | 1 | 1 | 1 | 1 | 0 | $V_{\text {in }}$ | $-V_{02}$ | $-V_{01} / R_{01}$ | $-V_{01} / R_{01}$ | $\downarrow$ | $\downarrow$ |



Fig. 3. Typical waveforms of the proposed converter, including the control signals of the switches, inductors currents, unfiltered step-down output voltage $V a b$, and the switching states for all operating cases: (a) case A, (b) case B, (c) case C.
obtained in each case independently. According to Table I and the switching sequences in Fig. 3(a), the output voltages' conversion ratio can be obtained for case A as follows:
For the inductor $L_{1}$,

$$
\begin{aligned}
\underbrace{v_{\text {in }}\left(d_{2}-\frac{1}{2}\right)}_{\text {State } 16}+ & \underbrace{\left(v_{\text {in }}-\frac{v_{o 1}}{2}\right)\left(d_{1}-d_{2}\right)}_{\text {State } 13} \\
& +\underbrace{\left(v_{\text {in }}-v_{o 1}\right)\left(1-d_{1}\right)}_{\text {State } 12}=0
\end{aligned}
$$

$$
\begin{equation*}
\text { Hence, } \quad \frac{v_{o 1}}{v_{i n}}=\frac{1}{2-d_{1}-d_{2}} \text {. } \tag{1}
\end{equation*}
$$

TABLE II
Operating Range of the Sido-tLC

| Case | Duty-cycle limits | Voltage limits |
| :---: | :---: | :---: |
| A | $\begin{gathered} 1 / 2<d_{1} \& d_{2}<1 \\ d_{1}>d_{2} \end{gathered}$ | $v_{\text {in }} / 2<V_{o 2}<V_{o 1} / 2$ |
| B | $\begin{gathered} 1 / 2<d_{1} \& d_{2}<1 \\ d_{1}<d_{2} \end{gathered}$ | $\begin{aligned} 0<V_{o 2}<v_{\text {in }} / 2 \\ v_{o 1}>2\left(v_{\text {in }}-V_{o 2}\right) \end{aligned}$ |
| C | $\begin{gathered} d_{2}+1 / 2<d_{1}<1 \\ 0<d_{2}<1 / 2 \\ \hline \end{gathered}$ | $\begin{gathered} v_{o 1} / 2<V_{o 2}<v_{o 1} \\ v_{i n}<V_{o 1}<2 v_{i n} \\ \hline \end{gathered}$ |

And for the inductor $L_{2}$,

$$
\begin{aligned}
\underbrace{\left(-v_{o 2}\right)\left(d_{2}-\frac{1}{2}\right)}_{\text {State16 }}+ & \underbrace{\left(\frac{v_{o 1}}{2}-v_{o 2}\right)\left(d_{1}-d_{2}\right)}_{\text {State 13 }} \\
& +\underbrace{\left(\frac{v_{o 1}}{2}-v_{o 2}\right)\left(1-d_{1}\right)}_{\text {State 12 }}=0
\end{aligned}
$$

$$
\begin{equation*}
\text { Hence, } \quad \frac{v_{o 2}}{v_{o 1}}=1-d_{2} \tag{2}
\end{equation*}
$$

$$
\begin{equation*}
\text { Thus, } \quad \frac{v_{o 2}}{v_{i n}}=\frac{v_{o 2}}{v_{o 1}} \times \frac{v_{o 1}}{v_{i n}}=\frac{1-d_{2}}{2-d_{1}-d_{2}} \text {. } \tag{3}
\end{equation*}
$$

The voltage gains in cases B and C can also be achieved in the same way as the above procedure.

Voltage gains for all three cases become

$$
\begin{align*}
& \frac{v_{o 1}}{v_{\text {in }}}= \begin{cases}\frac{1}{2-d_{1}-d_{2}}, & \text { Case } A \& \text { Case } B \\
\frac{1}{1-d_{2}}, & \text { Case } C\end{cases}  \tag{4}\\
& \frac{v_{o 2}}{v_{\text {in }}}= \begin{cases}\frac{1-d_{2}}{2-d_{1}-d_{2}}, & \text { Case } A \& \text { Case B } \\
\frac{d_{1}-d_{2}}{1-d_{2}}, & \text { Case } C\end{cases} \tag{5}
\end{align*}
$$

From (4) and (5), it can be seen that $d_{1}$ and $d_{2}$ are the control parameters for both output voltages. In cases A and B, the stepup output voltage is related to both $d_{1}$ and $d_{2}$, while in the case C, it is only related to $d_{2}$. On the other hand, the step-down output voltage in all three cases is related to both $d_{1}$ and $d_{2}$. More detailed study of the control strategy will be conducted in the following section.

## III. CONTROL AND DYnamics

## A. Closed-Loop Control Strategy

In this paper, the method utilized for control strategy is taken from the conventional three-level buck and boost converters. Nonetheless, due to the novelty of the SIDO-TLC, a new control design is required. As previously mentioned, the proposed converter consists of three separate cases. In order to regulate both step-up and step-down output voltages, two proportional-integral (PI) compensators have been employed for each case. Having its own switching sequence, each case


Fig. 4. Block diagram of the closed-loop control system for case A (excluding the balancing control system).
has exclusive PI controllers (e.g. $\mathrm{PI}_{1_{-} \mathrm{A}} \& \mathrm{PI}_{2_{-} \mathrm{A}}$ for case A in Fig. 4). In this study, the control strategy will be described for case A, and other cases will be designed with the same approach. According to Fig. 4, both output voltages are compared with their reference values ( $V_{o 1, \text { ref }}$ and $V_{o 2, \text { ref }}$ for boost and buck outputs, respectively). The generated error signals will then pass through $\mathrm{PI}_{1_{\_} \mathrm{A}}$ and $\mathrm{PI}_{2_{\_} \mathrm{A}}$, producing $d_{P 11_{-} A}$ and $d_{P I z_{-} A}$, respectively. According to Table II, $d_{1}$ is greater than $d_{2}$. To meet this condition, $d_{1}$ and $d_{2}$ are obtained as follows:

$$
\begin{align*}
& d_{2}=d_{P I 1_{-} A}  \tag{6}\\
& d_{1}=d_{P I 1_{-} A}+d_{P I 2_{-} A} .
\end{align*}
$$

Thus, the step-up output is regulated by $d_{2}$, and the step-down output is regulated by $d_{1}$, while $d_{2}$ is constant.

## B. Voltage Balancing Control Strategy

In practice, the voltages of the series capacitors $C_{11}$ and $C_{12}$ will deviate from each other due to the asymmetry of the series switches and their drive signals [14], [15], as well as the leakage currents of the capacitors [16]. Another reason could be the electronic elements which are not essentially identical despite the fact that their factory specifications are the same. This unbalancing will cause problems such as damaging the switches and diodes, reducing the quality of the output waveforms, and reducing the total lifetime of the circuit. The objective of the balancing control strategy for the proposed converter is meeting (7):

$$
\begin{equation*}
v_{C 11} \approx v_{C 12} \approx \frac{v_{o 1}}{2} . \tag{7}
\end{equation*}
$$

For pursuing that, one of the voltages of the capacitors should be sensed and compared with $V_{o 1} / 2$. Again the balancing control procedure will be explained for case A.

On the assumption that the SIDO-TLC operates in case A, if $v_{C 11}>v_{o 1} / 2, v_{C 11}$ should be decreased in comparison with $v_{C 12}$. Thus, according to Table I, the time lengths of the switching states 12 and 14 should be increased, and the time lengths of 10 and 13 should be decreased. To fulfill the aim, as shown in Fig. 5, the pulse width of $S_{1}$ and $S_{2}$ should be increased, and the pulse width of $S_{3}$ and $S_{4}$ should be decreased, which means:


Fig. 5. Effect of balancing duty-cycle on the control signals of the switches and time length of the switching sates in case A.

$$
\begin{align*}
& d_{S 1}=d_{1}+\Delta d \\
& d_{S 2}=d_{2}+\Delta d  \tag{8}\\
& d_{S 3}=d_{2}-\Delta d \\
& d_{S 4}=d_{1}-\Delta d
\end{align*}
$$

where $\Delta d$ is the balancing duty-cycle.

## C. Small-Signal Modeling

Obtaining the small-signal model of a converter is a high priority in designing the control system. In this paper, the balancing control strategy has been taken into account in the small-signal modeling of the SIDO-TLC. In the proposed approach, averaging of inductors currents and capacitors voltages in one switching period has been done for each case separately. The state space averaging in one switching period, for each case, can be expressed as

$$
\begin{equation*}
\langle x\rangle=\frac{1}{T_{S W}} \int_{t}^{t+T_{S W}} x(\tau) d \tau=X+\hat{x} \tag{9}
\end{equation*}
$$

where $T_{s w}$ is the switching period, $X$ is a dc steady-state value, and $\hat{X}$ is a small perturbation around $X$. The dynamic variables of the proposed converter are

$$
\begin{array}{rlrl}
\left\langle i_{L 1}\right\rangle & =I_{L 1}+\hat{i}_{L 1} & \left\langle i_{L 2}\right\rangle & =I_{L 2}+\hat{i}_{L 2} \\
\left\langle v_{o 1}\right\rangle & =V_{o 1}+\hat{v}_{o 1} & \left\langle v_{o 2}\right\rangle & =V_{o 2}+\hat{v}_{o 2} \\
\left\langle\Delta v_{C}\right\rangle & =\Delta V_{C}+\Delta \hat{v}_{C} & \Delta d & =\Delta D+\Delta \hat{d}  \tag{10}\\
d_{1} & =D_{1}+\hat{d}_{1} & a d_{2} & =D_{2}+\hat{d}_{2} .
\end{array}
$$

The voltage balancing error $\Delta v_{C}=v_{C 11}-v_{C 12}$ caused by the voltage unbalancing across the series capacitors is controlled by $\Delta d$. The relation between the step-up output voltage and its capacitors voltages is

$$
\begin{equation*}
\left\langle v_{c 11}\right\rangle=\left\langle\frac{v_{o 1}}{2}+\frac{\Delta v_{c}}{2}\right\rangle \quad\left\langle v_{c 12}\right\rangle=\left\langle\frac{v_{o 1}}{2}-\frac{\Delta v_{c}}{2}\right\rangle . \tag{11}
\end{equation*}
$$

The state-space model in each case can finally be expressed as:

$$
\begin{gather*}
\frac{d}{d t}\left[\begin{array}{c}
\hat{i}_{L 1} \\
\hat{i}_{L 2} \\
\hat{v}_{o 1} \\
\hat{v}_{o 2} \\
\Delta \hat{v}_{C}
\end{array}\right]=[A] \cdot\left[\begin{array}{c}
\hat{i}_{L 1} \\
\hat{i}_{L 2} \\
\hat{v}_{o 1} \\
\hat{v}_{o 2} \\
\Delta \hat{v}_{C}
\end{array}\right]+[B] \cdot\left[\begin{array}{c}
\hat{d}_{1} \\
\hat{d}_{2} \\
\Delta \hat{d}
\end{array}\right]+\left[\begin{array}{c}
\frac{1}{L_{1}} \\
0 \\
0 \\
0 \\
0
\end{array}\right] \hat{v}_{i n} \\
{\left[\begin{array}{c}
\hat{v}_{o 1} \\
\hat{v}_{o 2} \\
\Delta \hat{v}_{C}
\end{array}\right]=\left[\begin{array}{lllll}
0 & 0 & 1 & 0 & 0 \\
0 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 1
\end{array}\right] \cdot\left[\begin{array}{c}
\hat{i}_{L 1} \\
\hat{i}_{L 2} \\
\hat{v}_{o 1} \\
\hat{v}_{o 2} \\
\Delta \hat{v}_{C}
\end{array}\right]} \tag{12}
\end{gather*}
$$

where $[A]$ and $[B]$ are the system and control matrices, respectively. Also, $\hat{v}_{o 1}, \hat{v}_{o 2}$, and $\Delta \hat{v}_{C}$ compose the outputs of the control system.

In the ideal situation, the steady-state voltage balancing error $\left(\Delta V_{C}\right)$ and also $\Delta D$ are equal to zero. However, due to the nonidealities such as the leakage currents (i.e. when using electrolytic capacitors), $\Delta V_{C}$ has a non-zero value. If so, the designed balancing control system should produce an appropriate $\Delta d$ to tend $\Delta v_{C}$ to zero. The leakage currents of the series capacitors are modeled with two constant dc current sources ( $I_{\text {Leak } 1}$ and $I_{\text {Leak } 2 \text { ) }}$ paralleled with $C_{11}$ and $C_{12}$, respectively [16]. The relation between the leakage currents and the steady-state balancing duty-cycle, in case A, can be expressed as:

$$
\begin{equation*}
\Delta D=\frac{I_{L e a k 2}-I_{L e a k 1}}{4 I_{L 1}-2 I_{L 2}}=\frac{\Delta I_{\text {Leak }}}{4 I_{L 1}-2 I_{L 2}} \tag{13}
\end{equation*}
$$

In order to obtain the linearized state-space equations, the inductors' volt-second balance and capacitors' charge balance are analyzed in one switching period then the second-order ac terms are neglected. By assuming $C_{11}=C_{12}=C_{1}$, and considering the resistive loads $R_{o 1}$ and $R_{o 2}$ at the step-up and step-down terminals, respectively, the matrices $[A]$ and $[B]$ can be expressed as:
[A]

$$
=\left[\begin{array}{ccccc}
0 & 0 & \frac{D_{1}+D_{2}-2}{L_{1}} & 0 & \frac{2 \Delta D}{L_{1}}  \tag{14}\\
0 & 0 & \frac{1-D_{2}}{L_{2}} & -\frac{1}{L_{2}} & -\frac{\Delta D}{L_{2}} \\
-\frac{2\left(D_{1}+D_{2}-2\right)}{C_{1}} & -\frac{2\left(1-D_{2}\right)}{C_{1}} & -\frac{2}{R_{o 1} C_{1}} & 0 & 0 \\
0 & \frac{1}{C_{2}} & 0 & -\frac{1}{C_{2} R_{o 2}} & 0 \\
-\frac{4 \Delta D}{C_{1}} & \frac{2 \Delta D}{C_{1}} & 0 & 0 & 0
\end{array}\right]
$$

$$
[B]=\left[\begin{array}{ccc}
\frac{V_{o 1}}{L_{1}} & \frac{V_{o 1}}{L_{1}} & \frac{2 \Delta V_{C}}{L_{1}}  \tag{15}\\
0 & -\frac{V_{o 1}}{L_{2}} & -\frac{\Delta V_{C}}{L_{2}} \\
-\frac{2 I_{L 1}}{C_{1}} & \frac{2\left(I_{L 2}-I_{L 1}\right)}{C_{1}} & 0 \\
0 & 0 & 0 \\
0 & 0 & \frac{2\left(I_{L 2}-2 I_{L 1}\right)}{C_{1}}
\end{array}\right] .
$$

## D. Compensator Design

The operation of the SIDO-TLC has been validated using a lab prototype. The converter's specifications for a design example are shown in Table III. Regarding these specifications, the SIDO-TLC operates in case A, as in compliance with the relations in Table II. Also, Table IV shows the selected components of the converter. From (12), (14), and (15), the control transfer functions of the converter is obtained through MATLAB software. The corresponding Bode diagrams have also been plotted in order to design the optimal control system. As previously mentioned, the step-up output voltage is regulated by $d_{2}$, and the step-down output voltage is regulated by $d_{1}$. The control transfer functions with constant coefficients are expressed in $(16)-(18)$ at the ideal situation $(\Delta D=0)$ as well as at the condition when the leakage currents of the series capacitors are included ( $\Delta D=0.004$ ). The constant coefficients of (16)-(18) are provided in APPENDIX.

TABLE III
Design Example Specifications For the Sido-TlC

| Parameter | Value |
| :---: | :---: |
| Total Output Power $\left(P_{o}\right)$ | 300 W |
| Input Voltage $\left(V_{i n}\right)$ | 60 V |
| Step-Up Output Voltage $\left(V_{o 1}\right)$ | 125 V |
| Step-Down Output Voltage $\left(V_{o 2}\right)$ | 36 V |
| Step-Up Resistive Load $\left(R_{o 1}\right)$ | $65 \Omega$ |
| Step-Down Resistive Load $\left(R_{o 2}\right)$ | $20 \Omega$ |
| Switching Frequency $\left(f_{s w}\right)$ | 20 KHz |

TABLE IV
COMPONENT LIST OF THE SIDO-TLC

| Component | Attribute | Specification |
| :---: | :---: | :---: |
| Inductor $\left(L_{1}\right)$ | $401 \mu \mathrm{H}$ | Iron powder core: <br> T184-26 <br> Wire: AWG \#20 |
| Inductor $\left(L_{2}\right)$ | $740 \mu \mathrm{H}$ |  |
| Capacitor $\left(C_{11}\right)$ | $31 \mu \mathrm{~F}$ | Film capacitor |
| Capacitor $\left(C_{12}\right)$ | $30 \mu \mathrm{~F}$ |  |
| Capacitor $\left(C_{2}\right)$ | $4.5 \mu \mathrm{~F}$ | IRF540NPbF <br> (International Rectifier) |
| MOSFETs <br> $\left(S_{1}-S_{4}\right)$ | $100 \mathrm{~V} / 33 \mathrm{~A}$ | MUR1560G <br> (On Semiconductor) |
| Diodes <br> $\left(D_{11}-D_{12}\right)$ | $600 \mathrm{~V} / 15 \mathrm{~A}$ |  |



Fig. 6. Bode diagrams of the designed SIDO-TLC. (a) Loop gain of the step-up output before the compensation, after the compensation with $\Delta D=0$, and after the compensation with $\Delta D=0.004$ [see (16)]. (b) Loop gain of the step-down output -_, [see (17)]. (c) Balancing control transfer function $\left(\Delta \hat{v}_{c} / \Delta \hat{d}\right)$ with $\Delta D=0$, and $\Delta D=0.004$ [see (18)].

$$
\begin{align*}
& \left.\frac{\hat{v}_{o 1}}{\hat{d}_{2}}\right|_{\Delta D=0}=\frac{\alpha_{3} s^{3}+\alpha_{2} s^{2}+\alpha_{1} s+\alpha_{0}}{s^{4}+\beta_{3} s^{3}+\beta_{2} s^{2}+\beta_{1} s+\beta_{0}}  \tag{16}\\
& \left.\frac{\hat{v}_{o 1}}{\hat{d}_{2}}\right|_{\Delta D=4 \times 10^{-3}=\frac{\alpha_{4}^{\prime} s^{4}+\alpha_{3}^{\prime} s^{3}+\alpha_{2}^{\prime} s^{2}+\alpha_{1}^{\prime} s+\alpha_{0}^{\prime}}{s^{5}+\beta_{4}^{\prime} s^{4}+\beta_{3}^{\prime} s^{3}+\beta_{2}^{\prime} s^{2}+\beta_{1}^{\prime} s+\beta_{0}^{\prime}}} ^{\left.\frac{\hat{v}_{o 2}}{\hat{d}_{1}}\right|_{\Delta D=0}=\frac{\gamma_{1} s+\gamma_{0}}{s^{4}+\delta_{3} s^{3}+\delta_{2} s^{2}+\delta_{1} s+\delta_{0}}} \\
& \left.\frac{\hat{v}_{o 2}}{\hat{d}_{1}}\right|_{\Delta D=4 \times 10^{-3}=\frac{\gamma_{2}^{\prime} s^{2}+\gamma_{1}^{\prime} s+\gamma_{0}^{\prime}}{s^{5}+\delta_{4}^{\prime} s^{4}+\delta_{3}^{\prime} s^{3}+\delta_{2}^{\prime} s^{2}+\delta_{1}^{\prime} s+\delta_{0}^{\prime}}} ^{l} \tag{17}
\end{align*}
$$

$$
\left.\frac{\Delta \hat{v}_{c}}{\Delta \hat{d}}\right|_{\Delta D=0}=\frac{\lambda_{0}}{s}
$$

$$
\begin{equation*}
\left.\frac{\Delta \hat{\nu}_{c}}{\Delta \hat{d}}\right|_{\Delta D=4 \times 10^{-3}}=\frac{\lambda_{4}^{\prime} s^{4}+\lambda_{3}^{\prime} s^{3}+\lambda_{2}^{\prime} s^{2}+\lambda_{1}^{\prime} s+\lambda_{0}^{\prime}}{s^{5}+\xi_{4}^{\prime} s^{4}+\xi_{3}^{\prime} s^{3}+\xi_{2}^{\prime} s^{2}+\xi_{1}^{\prime} s+\xi_{0}^{\prime}} \tag{18}
\end{equation*}
$$

From (16)-(18), the Bode diagrams of the loop gains for both outputs are illustrated in Fig. 6.

As can be seen in Figs. 6(a) and 6(b), before the compensation, the phase for both the step-up and step-down loops are 360 degree at the gains more than unity, which can lead to system instability. In order to make the gain plots pass 0 dB line at the slope of $-20 \mathrm{~dB} / \mathrm{dec}$, and at the same time have sufficient phase and gain margins, a simple PI controller has been used for each loop. In this case, the selected PI controller's proportional and integral gains for the step-up loop are 0.15 and 74 , and for the step-down loop are 0.09 and 228 , respectively.

After the compensation, the step-up loop's phase margin is 63 degree and its gain margin is 28.1 dB . Also, the step-down loop's phase margin is 91 degree and its gain margin is 15.75 dB .

## IV. Experimental Results

As shown in Fig. 7, a 300 W SIDO-TLC lab prototype has been built with the parameters of Tables III and IV.


Fig. 7. Photo of the designed experimental prototype.
It should be noted that the power diodes used in the experimental prototype are overdesigned ones available in our laboratory (which 100 V diodes could be used instead). The control algorithm was executed by the DSP TMS320F28335 from Texas Instruments with the sampling period $\left(T_{S}\right)$ equal to the switching period. The control specifications are first designed in the continuous-time $S$ domain then they are transferred to the discrete-time $Z$ domain to be feasible in the digital controller. In order to implement the PI compensators in the control algorithm, a Forward Euler method has been used. This approximation is

$$
\begin{equation*}
\frac{1}{S}=\frac{T_{S}}{Z-1}, \quad T_{S}=T_{S W}=5 \times 10^{-5}(\mathrm{~s}) \tag{19}
\end{equation*}
$$

## A. Steady State Test

1) Main Waveforms

Fig. 8 shows the steady-state behavior of the proposed converter. In Fig. 8(a), it is seen that the ripple frequency of the inductors currents is twice as much as the switching frequency. Also, a 180 degree phase shift between the control signals of $S_{2}$ and $S_{3}$ can be seen from the figure. In Figs. 8(b) and 8(c), it is shown that the voltage stress on the switches and diodes is 62.5 V i.e. half of the step-up output voltage. It is also seen in Fig. 8(c) that $v_{a b}$ is between 0 and $62.5 \mathrm{~V}\left(V_{o 1} / 2\right)$, which is in compliance with Fig. 3(a) in case A.


Fig. 8. Steady-state experimental waveforms of the SIDO-TLC ( $V_{i n}=60 \mathrm{~V}, V_{o 1}=125 \mathrm{~V}, V_{o 2}=36 \mathrm{~V}, R_{o 1}=65 \Omega, R_{o 2}=20 \Omega$ ). (a) Inductors currents and the control signals of $S_{1}$ and $S_{2}$. (b) Output voltages, voltage across $S_{1}$ and $D_{11}$. (c) Step-up output voltage, current of $L_{2}$, unfiltered step-down output voltage $v_{a b}$, voltage across $S_{2}$.

## 2) Effect of Non-Idealities

Like the conventional dc-dc converters, the SIDO-TLC is affected by non-idealities such as inductors' series resistance and switches ON -state resistance. To illustrate the effect of these non-idealities on the operation of the proposed converter, the steady-state output voltages are compared in calculation (through (4), and (5)), ideal simulation, and experimentation for various ranges of duty-cycles. Figs. 9 and 10 Show the comparison at different duty-cycles. The comparisons are conducted at the constant input voltage of $V_{i n}=60 \mathrm{~V}$, and of the two duty-cycles, one is kept constant and the other one is varying to see the change in the output voltages. Fig. 9 shows the variation in the step-up output voltage with the variation of $D_{1}$ and $D_{2}$, respectively, while keeping one of them constant and the other one varying; with the same approach, Fig. 10 shows the variation in the step-down output voltage. As a result, the experimental values of $V_{o 1}$ and $V_{o 2}$ deviate from those of calculation or simulation typically about $2.5 \%$ and $2 \%$, respectively. The calculation and ideal simulation match accurately with each other, proving that the calculated equations for gains are precisely obtained. Also, all in all, there is a good match of the experimental values with those of calculation or simulation.

## B. Transient State Test

## 1) Step Change of Loads

In order to test the stability of the system under dynamic changes, two different situations are considered. In the first situation, step changes are applied to the input voltage and the step-up output load, and in the second situation, step changes are applied to the input voltage and the step-down output load. In fact, the simultaneous step changes of load and input voltage can be regarded as a bigger challenge for the control system rather than the individual change of the load or the input voltage. In Fig. 11(a), the resistive load at the boost terminal changes from $R_{o 1}=65 \Omega$ to $R_{o 1}=303 \Omega$, and at the same time, the input voltage steps up from $V_{i n}=56 \mathrm{~V}$ to $V_{i n}=60 \mathrm{~V}$. Under this condition, $v_{o 1}$ settles to its reference value in about 60 ms with a $20 \%$ overshoot ( 25 V ), and $v_{o 2}$ in about 80 ms with a $12 \%$ undershoot ( 4.2 V ). It is clear that the output voltages are stably regulated at their predetermined values of $V_{o 1}=125 \mathrm{~V}$ and $V_{o 2}=36 \mathrm{~V}$ under dynamic changes, owing to the satisfactory performance of the closed-loop control system.

In Fig. 11(b), the resistive load at the buck terminal changes from $R_{o 2}=135 \Omega$ to $R_{o 2}=20 \Omega$, and at the same time, the input voltage steps down from $V_{i n}=60 \mathrm{~V}$ to $V_{i n}=59 \mathrm{~V}$. As it can be seen, the output voltages are insensitive to the simultaneous changes of the input voltage and step-down terminal load.

## 2) Autonomous Transition Through Cases

As seen in Fig. 12, with the sudden change of the input voltage from 60 V to 92 V , the control system autonomously switches from case A to B, and the output voltages are well regulated at their predetermined values.

## C. Balancing Strategy Test

In order to test the proposed balancing strategy of the SIDO-TLC practically, an unbalanced condition at the step-up terminal has been provided. Fig. 13 shows $i_{L 1}, v_{C 11}, v_{C 12}$, and $v_{o 1}$ with and without the balancing control strategy. As can be seen


Fig. 9. Comparative analysis of calculated, simulated, and experimental results of the output voltages with variations in $D_{1}$ and $D_{2}$ for $V_{o 1}$.


Fig. 10. Comparative analysis of calculated, simulated, and experimental results of the output voltages with variations in $D_{1}$ and $D_{2}$ for $V_{o z}$.
in Fig. 13(a), without the balancing control technique, the voltage difference between the series capacitors reaches 20 V , yet if the unbalancing increases, the switches and diodes will be damaged. By applying the balancing control strategy, as seen in Fig. 13(b), the voltages are precisely balanced, and the output


Fig. 11. Transient state experimental waveforms of the SIDO-TLC due to the varied load and input voltage. (a) Load at the step-up terminal changes from $R_{o 1}=65 \Omega$ to $R_{o 1}=303 \Omega$, and input voltage changes from 56 V to 60 V . (b) Load at the step-down terminal changes from Ro2 $=135 \Omega$ to $R_{o z}=20 \Omega$, and input voltage changes from 60 V to 59 V .


Fig. 12. Autonomous transition from case $A$ to case $B$ with the sudden change of the input voltage from 60 V to 92 V .
voltages stay regulated at the same time. This highly accurate balance of the series capacitors voltages is due to the wide variety of the switching state redundancies. This makes the converter appropriate for the applications such as the threelevel diode clamped inverters in which the dc link capacitors voltage balancing is very important.


Fig. 13. Experimental waveforms of series capacitors voltages, step-up output voltage, and $i_{L 1}$ in an unbalanced condition. (a) Without the balancing control system, (b) with the proposed balancing control technique.

## D. Efficiency and Comparison

The efficiency of the SIDO-TLC has been measured in two different conditions: Firstly, when the powers of the two outputs are equal to each other, namely $P_{o 1}=P_{o 2}$. Secondly, when the power of the step-up output is twice as much as that of the step-down, namely $P_{o 1}=2 P_{o 2}$. In both conditions, the terminal voltages are fixed at $V_{i n}=60 \mathrm{~V}, V_{o 1}=125 \mathrm{~V}$, and $V_{o 2}=36 \mathrm{~V}$. Fig. 14 illustrates the measured efficiencies. The average of the measured efficiencies is $95.03 \%$, and the efficiency peaks at $95.9 \%$. Despite using the overdesigned diodes, the obtained efficiencies are high. This could be attributed to the fact that both conduction and switching losses are reduced in comparison with the conventional two-level structures. The conduction losses are reduced because MOSFETs with less ON-state resistance could be used due to the considerable reduction of the voltage stress across the switches [17]. Also, the diode reverse recovery losses are reduced because the voltage stress on the diodes is only half of the step-up output voltage, so the total switching losses are significantly reduced [17]. In Table V, some SIDOCs have been found to be compared with the proposed SIDO-TLC in terms of voltage stress and efficiency. As can be seen in Table V, most of the SIDOCs in previous works are buck-type converters, such as [19]-[21]. In fact, very few references propose converters generating both step-up and step-down outputs


Fig. 14. Efficiency curve of the prototype as a function of the total output power in the conditions where $P_{o 1}=P_{o 2}$, and $P_{o 1}=2 P_{o 2}$.

TABLE V
Performance Comparison of the Proposed Sido-TLC With Other AnNounced SIDOCs

| Reference | Terminal voltages | Efficiency | Maximum voltage stress on semiconductor devices |
| :---: | :---: | :---: | :---: |
| [9] | $\begin{aligned} & V_{i n}=12 \mathrm{~V} \\ & V_{o 1}=18 \mathrm{~V} \\ & V_{o 2}=6 \mathrm{~V} \end{aligned}$ | Around 90\% | $V_{01}$ |
| [18] | $\begin{aligned} & V_{i n}=15 \mathrm{~V} \\ & V_{V 1}=20 \mathrm{~V} \\ & V_{o 2}=10 \mathrm{~V} \end{aligned}$ | N/A | More than $\left(V_{o 1}+V_{o 2}\right)$ |
| [19] | $\begin{aligned} & V_{V_{n}=300 \mathrm{~V}} \\ & V_{o 1}=24 \mathrm{~V} \\ & V_{o 2}=48 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 93.2 \% \\ \text { (Maximum) } \end{gathered}$ | $v_{\text {in }}$ |
| [20] | $\begin{aligned} & V_{i n}=100 \mathrm{~V} \\ & V_{o 1}=40 \mathrm{~V} \\ & V_{o 2}=80 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} 96.8 \% \\ \text { (Nominal) } \end{gathered}$ | $v_{\text {in }}$ |
| [21] | $\begin{aligned} & V_{i n}=400 \mathrm{~V} \\ & V_{101}=12 \mathrm{~V} \\ & V_{o 2}=5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 92.5 \% \\ \text { (Maximum) } \end{gathered}$ | More than $v_{\text {in }}$ |
| Proposed | $\begin{gathered} V_{i n}=60 \mathrm{~V} \\ V_{01}=125 \mathrm{~V} \\ V_{o 2}=36 \mathrm{~V} \\ \hline \end{gathered}$ | 95.9\% <br> (Maximum) | $V_{01} / 2$ |

similar to the one in this study. As it can be seen, in the proposed converter, the voltage stress on the semiconductor devices is significantly less than of its counterparts. Also, it can be concluded that the novel SIDO-TLC is among the highefficiency multiport dc-dc converters.

## V. CONCLUSION

This paper proposed a high-efficiency non-isolated SIDO-TLC, whose outputs are boost and buck simultaneously. Owing to the converter's three-level control and structure, the voltage stress across the semiconductor devices is only half as much as the boost output voltage. Also, the size of the inductors shrank, and the step-down terminal's capacitor volume was reduced so dramatically that a small 4.5 uF film capacitor was used in the experimental prototype. The results showed that the proposed converter was well stable under dynamic changes. Meanwhile, the converter's two split series capacitors at the step-up terminal and also its highly effective balancing control makes it attractive for applications such as the three-level diode
clamped inverters in which the dc link capacitors voltage balancing is of great importance.

$$
\begin{gathered}
\text { APPENDIX } \\
\text { CONTROL TRANSFER FUNCTION COEFFICIENTS [(16) - (18)] } \\
\hat{v}_{o 1} / \hat{d}_{2}: \\
\alpha_{3}=-2.184 \mathrm{E} 5, \alpha_{2}=1.084 \mathrm{E} 10, \alpha_{1}=7.84 \mathrm{E} 13, \alpha_{0}=2.996 \mathrm{E} 18, \\
\beta_{3}=1.191 \mathrm{E} 4, \beta_{2}=3.572 \mathrm{E} 8, \beta_{1}=8.048 \mathrm{E} 11, \beta_{0}=1.15 \mathrm{E} 16, \\
\alpha_{4}^{\prime}=-2.249 \mathrm{E} 5, \alpha_{3}^{\prime}=1.077 \mathrm{E} 10, \alpha_{2}^{\prime}=7.644 \mathrm{E} 13, \alpha_{1}^{\prime}=2.995 \mathrm{E} 18, \\
\alpha_{0}^{\prime}=-6.874 \mathrm{E} 17, \beta_{4}^{\prime}=1.191 \mathrm{E} 04, \beta_{3}^{\prime}=3.572 \mathrm{E} 08, \beta_{2}^{\prime}=8.049 \mathrm{E} 11, \\
\beta_{1}^{\prime}=1.151 \mathrm{E} 16, \beta_{0}^{\prime}=3.281 \mathrm{E} 15 . \\
\hat{v}_{02} / \hat{d}_{1}: \\
\gamma_{1}=-2.906 \mathrm{E} 13, \gamma_{0}=8.627 \mathrm{E} 17, \delta_{3}=1.191 \mathrm{E} 4, \delta_{2}=3.572 \mathrm{E} 8, \\
\delta_{1}=8.048 \mathrm{E} 11, \delta_{0}=1.15 \mathrm{E} 16, \gamma_{2}^{\prime}=-2.963 \mathrm{E} 13, \gamma_{1}^{\prime}=8.629 \mathrm{E} 17, \\
\gamma_{0}^{\prime}=1.51 \mathrm{E} 17, \delta_{4}^{\prime}=1.191 \mathrm{E} 4, \delta_{3}^{\prime}=3.572 \mathrm{E} 8, \delta_{2}^{\prime}=8.049 \mathrm{E} 11, \\
\delta_{1}^{\prime}=1.151 \mathrm{E} 16, \delta_{0}^{\prime}=3.281 \mathrm{E} 15 . \\
\Delta \hat{v}_{C} / \Delta \hat{d}: \\
\lambda_{0}=-5.545 \mathrm{E} 5, \lambda_{4}^{\prime}=-5.675 \mathrm{E} 5, \lambda_{3}^{\prime}=-6.761 \mathrm{E} 9, \lambda_{2}^{\prime}=-2.027 \mathrm{E} 14, \\
\lambda_{1}^{\prime}=-4.567 \mathrm{E} 17, \lambda_{0}^{\prime}=-6.528 \mathrm{E} 21, \xi_{4}^{\prime}=1.191 \mathrm{E} 4, \\
\xi_{3}^{\prime}=3.572 \mathrm{E} 8, \xi_{2}^{\prime}=8.049 \mathrm{E} 11, \xi_{1}^{\prime}=1.151 \mathrm{E} 16, \xi_{0}^{\prime}=3.281 \mathrm{E} 15 .
\end{gathered}
$$

## References

[1] Z. Qian, O. Abdel-Rahman, and I. Batarseh, "An integrated four-port DC/DC converter for renewable energy applications," IEEE Trans. Power Electron., vol. 25, no. 7, pp. 1877-1887, Jul. 2010.
[2] Y. Li, X. Ruan, D. Yang, F. Liu, and C. K. Tse, "Synthesis of multiple input DC/DC converters," IEEE Trans. Power Electron., vol. 25, no. 9, pp. 23722385, Sep. 2010.
[3] Hongfei Wu, Junjun Zhang, and Yan Xing, "A family of multiport buckboost converters based on DC-link-inductors (DLIs) ," IEEE Trans. Power Electron., vol. 30, no. 2, pp. 735-746, Feb. 2015.
[4] H. Wu, P. Xu, H. Hu, Z. Zhou and Yan Xing, "Multiport converters based on integration of full-bridge and bidirectional DC-DC topologies for renewable generation systems," IEEE Trans. Ind. Electron., vol. 61, no. 2, pp. 856-869, Feb. 2014.
[5] B. Wang, V. R. K. Kanamarlapudi, L. Xian, X. Peng, K. T. Tan, and P. L. So, "Model predictive voltage control for single-inductor multiple-output DCDC converter with reduced cross regulation," IEEE Trans. Ind. Electron., vol. 63, no. 7, pp. 4187-4197, Jul. 2016.
[6] K. Fujii, P. Koellensperger, and R. De Doncker, "Characterization and comparison of high blocking voltage igbts and iegts under hard- and softswitching conditions," IEEE Trans. Power Electron., vol. 23, no. 1, pp. 172 179, Jan. 2008.
[7] L. F. Costa, S. A. Mussa, and I. Barbi, "Multilevel buck/boost-type DC-DC converter for high-power and high-voltage application," IEEE Trans. Ind. Appl., vol. 50, no. 6, pp. 3931-3942, Nov. /Dec. 2014.
[8] K. Filsoof and P. W. Lehn, "A bidirectional multiple-input multiple-output modularm multilevel DC-DC converter and its control design," IEEE Trans. Power Electron., vol. 31, no. 4, pp. 2767-2779, 2016.
[9] O. Ray, A. P. Josyula, S. Mishra, and A. Joshi, "Integrated dual-output converter," IEEE Trans. Ind. Electron., vol. 62, no. 1, pp. 371-382, Jan. 2015. [10] R.-J. Wai and K.-H. Jheng, "High-efficiency single-input multiple-output DC-DC converter," IEEE Trans. Power Electron., vol. 28, no. 2, pp. 886-898, Feb. 2013.
[11] S. Dusmez, X. Li, B. Akin, "A new multi-input three-level integrated DC/DC converter for renewable energy systems" in Proceedings of the IEEE 2015 Applied Power Electronics Conference and Exposition (APEC), pp. 641646.
[12] M. S. B. Ranjana, N. SreeramulaReddy, and R. K. P. Kumar, "A novel SEPIC based dual output DC-DC converter for solar applications," in 2014 Power and Energy Systems Conference: Towards Sustainable Energy, pp. 1-5.
[13] L. Zhu, H. Wu, P. Xu, H. Hu, H. Ge, "A novel high efficiency high power density three-port converter based on interleaved half-bridge converter for renewable energy applications" in 2014 IEEE Energy Conversion Congress and Exposition (ECCE), pp. 5085-5091.
[14] S. Dusmez, A. Hasanzadeh, and A. Khaligh, "Comparative analysis of bidirectional Three-Level DC-DC Converter for Automotive Applications," IEEE Trans. Ind. Electron., vol. 62, no. 5, pp. 3305-3315, 2015.
[15] K. Jin, M. Yang, X. Ruan, and M. Xu, "Three-level bidirectional converter for fuel-cell/battery hybrid power system," IEEE Trans. Ind. Electron., vol. 57, no. 6, pp. 1976-1986, Jun. 2010.
[16] P. J. Grbovic, P. Delarue, P. L. Moigne, and P. Bartholomeus, "A bidirectional three-level DC-DC converter for the ultracapacitor applications," IEEE Trans. Ind. Electron., vol. 57, no. 10, pp. 3415-3430, Oct. 2010.
[17] M. T. Zhang, Y. Jiang, F. C. Lee, and M. M. Jovanovic, "Single-phase three-level boost power factor correction converter," in Proc. IEEE APEC, Mar. 1995, pp. 434-439.
[18] A. Nami, F. Zare, A. Ghosh, and F. Blaabjerg, "Multi-output DC-DC converters based on diode-clamped converters configuration: Topology and control strategy," IET Power Electron., vol. 3, no. 2, pp. 197-208, Mar. 2010.
[19] Y. Chen and Y. Kang, "A fully regulated dual-output DC-DC converter with special-connected two transformers (SCTTs) cell and complementary pulsewidth modulation-PFM(CPWM-PFM)," IEEE Trans. Power Electron., vol. 25, no. 5, pp. 1296-1309, May 2010.
[20] E. C. dos Santos, "Dual-output DC-DC buck converters with bidirectional and unidirectional characteristics", IET Power Electron, vol. 6, no. 5, pp. 9991009, May. 2013.
[21] J. K. Kim, S.W. Choi, and G.W. Moon, "Zero-voltage switching postregulation scheme for multioutput forward converter with synchronous switches," IEEE Trans. Ind. Electron., vol. 58, no. 6, pp. 2378-2386, Jun. 2011.


Amir Ganjavi was born in Babol, Iran, in 1990. He received the B.Sc. and M.Sc. degrees in electrical engineering from Babol Noshirvani University of Technology, Babol, Iran, in 2014 and 2017, respectively.

His research interests include dynamic control and stability of power electronic systems, power converters and their applications in renewable energy, high-voltage high-power multilevel converters, multiport circuits, and dc microgrids.


Hoda Ghoreishy received her B.Sc. in electrical engineering from Amir Kabir University of Technology, Tehran, Iran, in 2004, her M.Sc. in electrical engineering from Mazandaran University, Babol, Iran, in 2006 and her Ph.D. in electrical engineering, specializing in power electronics and motor drives, from Tarbiat Modares University, Tehran, Iran in 2012.

Since 2012, she has been with Babol Noshirvani University of Technology, Babol, Iran, as an Assistant Professor in the Department of Electrical and Computer Engineering. Dr. Ghoreishy's main research interests include the modeling, analysis, design, and control of power electronic converters/systems and motor drives. Her area of interest also includes embedded software development for power electronics and electric drives using microcontrollers and DSPs.


Ahmad Ale Ahmad was born in Babol at the north of Iran, on Aug 6, 1980. He received the BS, MS and Ph.D. degrees in electrical engineering from Iran University of Science and Technology in 2002, 2006 and 2012 respectively.

He served as a Researcher at Iranian Research Institute of Electrical Engineering from 2002 to 2013, designing medium and high power converter. Now, he joined to the Department of Electrical Engineering, Babol Noshirvani University of Technology (NIT). His activities are currently focused on analog integrated circuit and power electronics.


[^0]:    Manuscript received September 14, 2017; revised December 12, 2017 and January 11, 2018; accepted January 31, 2018.
    A. Ganjavi, H. Ghoreishy, and A. A. Ahmad are with the Department of Electrical Engineering Faculty, Babol Noshirvani University of Technology, Babol, Mazandaran, Iran (e-mail: amirganjavy@gmail.com, ghoreishy@nit.ac.ir, a.ahmad@nit.ac.ir).

